

### ICM-45689 HIGHLIGHTS

The ICM-45689 is a high-performance dual interface (UI + AUX) 6-axis MEMS MotionTracking device. It has a configurable host interface that supports I3C<sup>SM</sup>, I<sup>2</sup>C and SPI serial communication, and an AUX interface that supports SPI slave mode for connection to OIS controllers or I<sup>2</sup>C master mode for connection to external sensors. The device features up to 8Kbytes FIFO and 2 programmable interrupts.

The ICM-45689 supports the lowest gyro and accel sensor noise in this IMU class, and has the highest stability against temperature, shock (up to 20,000g) or SMT/bend induced offset as well as immunity against out-of-band vibration induced noise. Other industry-leading features include InvenSense on-chip APEX Motion Processing engine for gesture recognition, activity classification, along with programmable digital filters, and an embedded temperature sensor.


### FEATURES

- Gyroscope Noise: 3.8 mdps/ $\sqrt{\text{Hz}}$  & Accelerometer Noise: 70  $\mu\text{g}/\sqrt{\text{Hz}}$ 
  - Low-Noise mode 6-axis current consumption of 0.42 mA at 1600Hz
- User selectable Gyro Full-scale range (dps):  $\pm 15.625/31.25/62.5/125/250/500/1000/2000/4000$
- User selectable Accelerometer Full-scale range (g):  $\pm 2/4/8/16/32$
- User configurable internal pull-up/pull-downs included on I/O interfaces to reduce system costs associated with external pull-ups/pull-downs
- User configurable Output Data Rate (ODR) and FIFO Data Rate (FDR)
- User-programmable digital filters for gyro, accel, and temp sensor
- APEX Motion Functions:
  - Single/Double/Triple Tap Detection, Wake on Motion, Free-Fall Detection, Low-G Detection, High-G Detection, 9-Axis Gyro Assisted Fusion, Sensor Inference Framework
- Host interface: 12.9 MHz I3C<sup>SM</sup>, 1 MHz I<sup>2</sup>C, 24 MHz SPI

### APPLICATIONS

- Head Mounted Displays; AR/VR Controllers; Wearables; IoT Applications

### BLOCK DIAGRAM



### ORDERING INFORMATION

| PART       | TEMP RANGE     | PACKAGE               |
|------------|----------------|-----------------------|
| ICM-45689† | -40°C to +85°C | 2.5x3mm<br>14-Pin LGA |

† Denotes RoHS and Green-Compliant Package

## TABLE OF CONTENTS

|   |                                                                                   |    |
|---|-----------------------------------------------------------------------------------|----|
|   | ICM-45689 Highlights .....                                                        | 1  |
|   | Features.....                                                                     | 1  |
|   | Applications .....                                                                | 1  |
|   | Block Diagram.....                                                                | 1  |
|   | Ordering Information .....                                                        | 1  |
| 1 | Introduction.....                                                                 | 23 |
|   | 1.1 Purpose and Scope .....                                                       | 23 |
|   | 1.2 Product Overview .....                                                        | 23 |
|   | 1.3 Applications .....                                                            | 23 |
| 2 | Features.....                                                                     | 24 |
|   | 2.1 Gyroscope Features .....                                                      | 24 |
|   | 2.2 Accelerometer Features .....                                                  | 24 |
|   | 2.3 Motion Features .....                                                         | 24 |
|   | 2.4 Additional Features.....                                                      | 25 |
| 3 | Electrical Characteristics.....                                                   | 26 |
|   | 3.1 Gyroscope Specifications .....                                                | 26 |
|   | 3.2 Accelerometer Specifications .....                                            | 27 |
|   | 3.3 Electrical Specifications .....                                               | 28 |
|   | 3.4 I <sup>2</sup> C Timing Characterization .....                                | 30 |
|   | 3.5 SPI Timing Characterization – 4-Wire SPI Mode .....                           | 32 |
|   | 3.6 SPI Timing Characterization – 3-Wire SPI Mode .....                           | 33 |
|   | 3.7 Absolute Maximum Ratings.....                                                 | 34 |
| 4 | Applications Information.....                                                     | 35 |
|   | 4.1 Pin Out Diagram and Signal Description .....                                  | 35 |
|   | 4.2 Typical Operating Circuit (Dual Interface OIS Mode).....                      | 39 |
|   | 4.3 Typical Operating Circuit (Dual Interface I <sup>2</sup> C Master Mode) ..... | 40 |
|   | 4.4 Typical Operating Circuit (Single Interface Mode) .....                       | 41 |
|   | 4.5 Bill of Materials for External Components.....                                | 42 |
|   | 4.6 System Block Diagram .....                                                    | 43 |
|   | 4.7 Overview.....                                                                 | 43 |
|   | 4.8 Three-Axis MEMS Gyroscope with 16-bit ADCs and Signal Conditioning .....      | 44 |
|   | 4.9 Three-Axis MEMS Accelerometer with 16-bit ADCs and Signal Conditioning .....  | 44 |
|   | 4.10 I3C <sup>SM</sup> , I <sup>2</sup> C and SPI Host Interface .....            | 44 |
|   | 4.11 I <sup>2</sup> C Master Interface for Connection To External Sensors .....   | 44 |
|   | 4.12 SPI Auxiliary Interface for Connection to OIS Controllers .....              | 44 |
|   | 4.13 Self-Test.....                                                               | 45 |

|      |                                                                      |    |
|------|----------------------------------------------------------------------|----|
| 4.14 | Clocking .....                                                       | 45 |
| 4.15 | Sensor Data Registers .....                                          | 45 |
| 4.16 | Interrupts .....                                                     | 45 |
| 4.17 | Digital-Output Temperature Sensor .....                              | 45 |
| 4.18 | Bias and LDOs .....                                                  | 45 |
| 4.19 | Charge Pump .....                                                    | 46 |
| 4.20 | Standard Power Modes .....                                           | 46 |
| 5    | FIFO .....                                                           | 47 |
| 5.1  | Packet Structure .....                                               | 47 |
| 5.2  | FIFO Header .....                                                    | 48 |
| 6    | Programmable Interrupts .....                                        | 50 |
| 7    | EDMP .....                                                           | 51 |
| 8    | APEX Motion Functions .....                                          | 52 |
| 9    | Digital Interface .....                                              | 53 |
| 9.1  | I3C <sup>SM</sup> , I <sup>2</sup> C and SPI Serial Interfaces ..... | 53 |
| 9.2  | I3C <sup>SM</sup> Interface .....                                    | 53 |
| 9.3  | I <sup>2</sup> C Interface .....                                     | 56 |
| 9.4  | I <sup>2</sup> C Master Interface .....                              | 56 |
| 9.5  | SPI Interface .....                                                  | 57 |
| 10   | Assembly .....                                                       | 58 |
| 10.1 | Orientation of Axes .....                                            | 58 |
| 10.2 | Package Dimensions .....                                             | 59 |
| 11   | Device Package In Tape And Reel .....                                | 61 |
| 12   | Part Number Package Marking .....                                    | 62 |
| 13   | Indirect Register Access .....                                       | 63 |
| 13.1 | Host Indirect Access Register (IREG) .....                           | 63 |
| 13.2 | General Rules for Accessing IREG .....                               | 63 |
| 13.3 | Minimum Wait Time-Gap .....                                          | 63 |
| 13.4 | IREG Write .....                                                     | 63 |
| 13.5 | IREG READ .....                                                      | 64 |
| 14   | Device Configuration for Data Endianness .....                       | 65 |
| 15   | Register Map .....                                                   | 66 |
| 15.1 | User Bank 0 Register Map .....                                       | 66 |
| 15.2 | User Bank IMEM_SRAM Register Map .....                               | 68 |
| 15.3 | User Bank IMEM_SRAM_APEX Register Map .....                          | 69 |
| 15.4 | User Bank IMEM_SRAM_STC Register Map .....                           | 77 |
| 15.5 | User Bank IPREG_BAR Register Map .....                               | 77 |

|       |                                              |    |
|-------|----------------------------------------------|----|
| 15.6  | User Bank IPREG_TOP1 Register Map .....      | 77 |
| 15.7  | User Bank IPREG_SYS1 Register Map .....      | 79 |
| 15.8  | User Bank IPREG_SYS2 Register Map .....      | 80 |
| 16    | User Bank 0 Register Map – Descriptions..... | 81 |
| 16.1  | ACCEL_DATA_X1_UI .....                       | 81 |
| 16.2  | ACCEL_DATA_X0_UI .....                       | 81 |
| 16.3  | ACCEL_DATA_Y1_UI .....                       | 81 |
| 16.4  | ACCEL_DATA_Y0_UI .....                       | 81 |
| 16.5  | ACCEL_DATA_Z1_UI .....                       | 81 |
| 16.6  | ACCEL_DATA_Z0_UI .....                       | 82 |
| 16.7  | GYRO_DATA_X1_UI .....                        | 82 |
| 16.8  | GYRO_DATA_X0_UI .....                        | 82 |
| 16.9  | GYRO_DATA_Y1_UI .....                        | 82 |
| 16.10 | GYRO_DATA_Y0_UI .....                        | 82 |
| 16.11 | GYRO_DATA_Z1_UI .....                        | 83 |
| 16.12 | GYRO_DATA_Z0_UI .....                        | 83 |
| 16.13 | TEMP_DATA1_UI .....                          | 83 |
| 16.14 | TEMP_DATA0_UI .....                          | 83 |
| 16.15 | TMST_FSYNCH .....                            | 84 |
| 16.16 | TMST_FSYNCL.....                             | 84 |
| 16.17 | PWR_MGMT0.....                               | 84 |
| 16.18 | FIFO_COUNT_0.....                            | 85 |
| 16.19 | FIFO_COUNT_1.....                            | 85 |
| 16.20 | FIFO_DATA.....                               | 85 |
| 16.21 | INT1_CONFIG0.....                            | 86 |
| 16.22 | INT1_CONFIG1.....                            | 88 |
| 16.23 | INT1_CONFIG2.....                            | 89 |
| 16.24 | INT1_STATUS0 .....                           | 90 |
| 16.25 | INT1_STATUS1 .....                           | 91 |
| 16.26 | ACCEL_CONFIG0 .....                          | 92 |
| 16.27 | GYRO_CONFIG0 .....                           | 93 |
| 16.28 | FIFO_CONFIG0 .....                           | 94 |
| 16.29 | FIFO_CONFIG1_0.....                          | 94 |
| 16.30 | FIFO_CONFIG1_1 .....                         | 95 |
| 16.31 | FIFO_CONFIG2 .....                           | 95 |
| 16.32 | FIFO_CONFIG3 .....                           | 96 |
| 16.33 | FIFO_CONFIG4 .....                           | 97 |

|       |                                |     |
|-------|--------------------------------|-----|
| 16.34 | TMST_WOM_CONFIG.....           | 98  |
| 16.35 | FSYNC_CONFIG0.....             | 99  |
| 16.36 | FSYNC_CONFIG1.....             | 99  |
| 16.37 | RTC_CONFIG.....                | 100 |
| 16.38 | DMP_EXT_SEN_ODR_CFG.....       | 100 |
| 16.39 | ODR_DECIMATE_CONFIG.....       | 101 |
| 16.40 | EDMP_APEX_EN0.....             | 102 |
| 16.41 | EDMP_APEX_EN1.....             | 102 |
| 16.42 | APEX_BUFFER_MGMT.....          | 103 |
| 16.43 | INTF_CONFIG0.....              | 103 |
| 16.44 | INTF_CONFIG1_OVRD.....         | 104 |
| 16.45 | INTF_AUX_CONFIG.....           | 104 |
| 16.46 | IOC_PAD_SCENARIO.....          | 105 |
| 16.47 | IOC_PAD_SCENARIO_AUX_OVRD..... | 105 |
| 16.48 | IOC_PAD_SCENARIO_OVRD.....     | 106 |
| 16.49 | DRIVE_CONFIG0.....             | 106 |
| 16.50 | DRIVE_CONFIG1.....             | 107 |
| 16.51 | DRIVE_CONFIG2.....             | 107 |
| 16.52 | REG_MISC1.....                 | 108 |
| 16.53 | INT_APEX_CONFIG0.....          | 109 |
| 16.54 | INT_APEX_CONFIG1.....          | 110 |
| 16.55 | INT_APEX_STATUS0.....          | 111 |
| 16.56 | INT_APEX_STATUS1.....          | 112 |
| 16.57 | ACCEL_DATA_X1_AUX1.....        | 112 |
| 16.58 | ACCEL_DATA_X0_AUX1.....        | 113 |
| 16.59 | ACCEL_DATA_Y1_AUX1.....        | 113 |
| 16.60 | ACCEL_DATA_Y0_AUX1.....        | 113 |
| 16.61 | ACCEL_DATA_Z1_AUX1.....        | 113 |
| 16.62 | ACCEL_DATA_Z0_AUX1.....        | 113 |
| 16.63 | GYRO_DATA_X1_AUX1.....         | 114 |
| 16.64 | GYRO_DATA_X0_AUX1.....         | 114 |
| 16.65 | GYRO_DATA_Y1_AUX1.....         | 114 |
| 16.66 | GYRO_DATA_Y0_AUX1.....         | 114 |
| 16.67 | GYRO_DATA_Z1_AUX1.....         | 114 |
| 16.68 | GYRO_DATA_Z0_AUX1.....         | 115 |
| 16.69 | TEMP_DATA1_AUX1.....           | 115 |
| 16.70 | TEMP_DATA0_AUX1.....           | 115 |

|       |                                                            |     |
|-------|------------------------------------------------------------|-----|
| 16.71 | TMST_FSYNCH_AUX1 .....                                     | 115 |
| 16.72 | TMST_FSYNCL_AUX1 .....                                     | 116 |
| 16.73 | PWR_MGMT_AUX1 .....                                        | 116 |
| 16.74 | FS_SEL_AUX1 .....                                          | 117 |
| 16.75 | INT2_CONFIG0 .....                                         | 118 |
| 16.76 | INT2_CONFIG1 .....                                         | 120 |
| 16.77 | INT2_CONFIG2 .....                                         | 121 |
| 16.78 | INT2_STATUS0 .....                                         | 122 |
| 16.79 | INT2_STATUS1 .....                                         | 123 |
| 16.80 | WHO_AM_I .....                                             | 123 |
| 16.81 | REG_HOST_MSG .....                                         | 124 |
| 16.82 | IREG_ADDR_15_8 .....                                       | 124 |
| 16.83 | IREG_ADDR_7_0 .....                                        | 124 |
| 16.84 | IREG_DATA .....                                            | 124 |
| 16.85 | REG_MISC2 .....                                            | 125 |
| 17    | User Bank IMEM_SRAM Register Map – Descriptions .....      | 126 |
| 17.1  | IMEM_SRAM_REG_0 .....                                      | 126 |
| 17.2  | IMEM_SRAM_REG_1 .....                                      | 126 |
| 17.3  | IMEM_SRAM_REG_2 .....                                      | 126 |
| 17.4  | IMEM_SRAM_REG_3 .....                                      | 126 |
| 17.5  | IMEM_SRAM_REG_4 .....                                      | 127 |
| 17.6  | IMEM_SRAM_REG_5 .....                                      | 127 |
| 17.7  | IMEM_SRAM_REG_6 .....                                      | 127 |
| 17.8  | IMEM_SRAM_REG_7 .....                                      | 127 |
| 17.9  | IMEM_SRAM_REG_8 .....                                      | 128 |
| 17.10 | IMEM_SRAM_REG_9 .....                                      | 128 |
| 17.11 | IMEM_SRAM_REG_10 .....                                     | 128 |
| 17.12 | IMEM_SRAM_REG_11 .....                                     | 128 |
| 17.13 | IMEM_SRAM_REG_12 .....                                     | 129 |
| 17.14 | IMEM_SRAM_REG_13 .....                                     | 129 |
| 17.15 | IMEM_SRAM_REG_14 .....                                     | 129 |
| 17.16 | IMEM_SRAM_REG_15 .....                                     | 129 |
| 17.17 | IMEM_SRAM_REG_16 .....                                     | 130 |
| 17.18 | IMEM_SRAM_REG_17 .....                                     | 130 |
| 18    | User Bank IMEM_SRAM_APEX Register Map – Descriptions ..... | 131 |
| 18.1  | IMEM_SRAM_APEX_REG_4 .....                                 | 131 |
| 18.2  | IMEM_SRAM_APEX_REG_5 .....                                 | 131 |

|       |                              |     |
|-------|------------------------------|-----|
| 18.3  | IMEM_SRAM_APEX_REG_7.....    | 131 |
| 18.4  | IMEM_SRAM_APEX_REG_8.....    | 132 |
| 18.5  | IMEM_SRAM_APEX_REG_9.....    | 132 |
| 18.6  | IMEM_SRAM_APEX_REG_64.....   | 132 |
| 18.7  | IMEM_SRAM_APEX_REG_65.....   | 132 |
| 18.8  | IMEM_SRAM_APEX_REG_66.....   | 133 |
| 18.9  | IMEM_SRAM_APEX_REG_67.....   | 133 |
| 18.10 | IMEM_SRAM_APEX_REG_280 ..... | 133 |
| 18.11 | IMEM_SRAM_APEX_REG_281 ..... | 133 |
| 18.12 | IMEM_SRAM_APEX_REG_282 ..... | 134 |
| 18.13 | IMEM_SRAM_APEX_REG_283 ..... | 134 |
| 18.14 | IMEM_SRAM_APEX_REG_284 ..... | 134 |
| 18.15 | IMEM_SRAM_APEX_REG_285 ..... | 134 |
| 18.16 | IMEM_SRAM_APEX_REG_286 ..... | 135 |
| 18.17 | IMEM_SRAM_APEX_REG_288 ..... | 135 |
| 18.18 | IMEM_SRAM_APEX_REG_289 ..... | 135 |
| 18.19 | IMEM_SRAM_APEX_REG_312 ..... | 135 |
| 18.20 | IMEM_SRAM_APEX_REG_313 ..... | 136 |
| 18.21 | IMEM_SRAM_APEX_REG_314 ..... | 136 |
| 18.22 | IMEM_SRAM_APEX_REG_315 ..... | 136 |
| 18.23 | IMEM_SRAM_APEX_REG_340 ..... | 136 |
| 18.24 | IMEM_SRAM_APEX_REG_341 ..... | 137 |
| 18.25 | IMEM_SRAM_APEX_REG_342 ..... | 137 |
| 18.26 | IMEM_SRAM_APEX_REG_343 ..... | 137 |
| 18.27 | IMEM_SRAM_APEX_REG_392 ..... | 137 |
| 18.28 | IMEM_SRAM_APEX_REG_393 ..... | 138 |
| 18.29 | IMEM_SRAM_APEX_REG_394 ..... | 138 |
| 18.30 | IMEM_SRAM_APEX_REG_395 ..... | 138 |
| 18.31 | IMEM_SRAM_APEX_REG_428 ..... | 139 |
| 18.32 | IMEM_SRAM_APEX_REG_429 ..... | 139 |
| 18.33 | IMEM_SRAM_APEX_REG_430 ..... | 139 |
| 18.34 | IMEM_SRAM_APEX_REG_431 ..... | 139 |
| 18.35 | IMEM_SRAM_APEX_REG_432 ..... | 140 |
| 18.36 | IMEM_SRAM_APEX_REG_433 ..... | 140 |
| 18.37 | IMEM_SRAM_APEX_REG_434 ..... | 140 |
| 18.38 | IMEM_SRAM_APEX_REG_435 ..... | 140 |
| 18.39 | IMEM_SRAM_APEX_REG_436 ..... | 141 |

|       |                              |     |
|-------|------------------------------|-----|
| 18.40 | IMEM_SRAM_APEX_REG_437 ..... | 141 |
| 18.41 | IMEM_SRAM_APEX_REG_438 ..... | 141 |
| 18.42 | IMEM_SRAM_APEX_REG_439 ..... | 141 |
| 18.43 | IMEM_SRAM_APEX_REG_440 ..... | 142 |
| 18.44 | IMEM_SRAM_APEX_REG_441 ..... | 142 |
| 18.45 | IMEM_SRAM_APEX_REG_442 ..... | 142 |
| 18.46 | IMEM_SRAM_APEX_REG_443 ..... | 142 |
| 18.47 | IMEM_SRAM_APEX_REG_444 ..... | 143 |
| 18.48 | IMEM_SRAM_APEX_REG_445 ..... | 143 |
| 18.49 | IMEM_SRAM_APEX_REG_446 ..... | 143 |
| 18.50 | IMEM_SRAM_APEX_REG_449 ..... | 143 |
| 18.51 | IMEM_SRAM_APEX_REG_514 ..... | 144 |
| 18.52 | IMEM_SRAM_APEX_REG_515 ..... | 144 |
| 18.53 | IMEM_SRAM_APEX_REG_520 ..... | 144 |
| 18.54 | IMEM_SRAM_APEX_REG_521 ..... | 144 |
| 18.55 | IMEM_SRAM_APEX_REG_522 ..... | 145 |
| 18.56 | IMEM_SRAM_APEX_REG_523 ..... | 145 |
| 18.57 | IMEM_SRAM_APEX_REG_524 ..... | 145 |
| 18.58 | IMEM_SRAM_APEX_REG_525 ..... | 145 |
| 18.59 | IMEM_SRAM_APEX_REG_526 ..... | 146 |
| 18.60 | IMEM_SRAM_APEX_REG_527 ..... | 146 |
| 18.61 | IMEM_SRAM_APEX_REG_528 ..... | 146 |
| 18.62 | IMEM_SRAM_APEX_REG_529 ..... | 146 |
| 18.63 | IMEM_SRAM_APEX_REG_530 ..... | 147 |
| 18.64 | IMEM_SRAM_APEX_REG_531 ..... | 147 |
| 18.65 | IMEM_SRAM_APEX_REG_536 ..... | 147 |
| 18.66 | IMEM_SRAM_APEX_REG_537 ..... | 148 |
| 18.67 | IMEM_SRAM_APEX_REG_538 ..... | 148 |
| 18.68 | IMEM_SRAM_APEX_REG_539 ..... | 148 |
| 18.69 | IMEM_SRAM_APEX_REG_540 ..... | 148 |
| 18.70 | IMEM_SRAM_APEX_REG_541 ..... | 149 |
| 18.71 | IMEM_SRAM_APEX_REG_548 ..... | 149 |
| 18.72 | IMEM_SRAM_APEX_REG_549 ..... | 149 |
| 18.73 | IMEM_SRAM_APEX_REG_550 ..... | 149 |
| 18.74 | IMEM_SRAM_APEX_REG_551 ..... | 150 |
| 18.75 | IMEM_SRAM_APEX_REG_552 ..... | 150 |
| 18.76 | IMEM_SRAM_APEX_REG_553 ..... | 150 |

|        |                              |     |
|--------|------------------------------|-----|
| 18.77  | IMEM_SRAM_APEX_REG_560 ..... | 150 |
| 18.78  | IMEM_SRAM_APEX_REG_561 ..... | 151 |
| 18.79  | IMEM_SRAM_APEX_REG_562 ..... | 151 |
| 18.80  | IMEM_SRAM_APEX_REG_563 ..... | 151 |
| 18.81  | IMEM_SRAM_APEX_REG_564 ..... | 151 |
| 18.82  | IMEM_SRAM_APEX_REG_565 ..... | 152 |
| 18.83  | IMEM_SRAM_APEX_REG_566 ..... | 152 |
| 18.84  | IMEM_SRAM_APEX_REG_567 ..... | 152 |
| 18.85  | IMEM_SRAM_APEX_REG_568 ..... | 153 |
| 18.86  | IMEM_SRAM_APEX_REG_569 ..... | 153 |
| 18.87  | IMEM_SRAM_APEX_REG_570 ..... | 153 |
| 18.88  | IMEM_SRAM_APEX_REG_612 ..... | 153 |
| 18.89  | IMEM_SRAM_APEX_REG_613 ..... | 154 |
| 18.90  | IMEM_SRAM_APEX_REG_614 ..... | 154 |
| 18.91  | IMEM_SRAM_APEX_REG_615 ..... | 154 |
| 18.92  | IMEM_SRAM_APEX_REG_616 ..... | 154 |
| 18.93  | IMEM_SRAM_APEX_REG_617 ..... | 155 |
| 18.94  | IMEM_SRAM_APEX_REG_618 ..... | 155 |
| 18.95  | IMEM_SRAM_APEX_REG_619 ..... | 155 |
| 18.96  | IMEM_SRAM_APEX_REG_620 ..... | 155 |
| 18.97  | IMEM_SRAM_APEX_REG_621 ..... | 156 |
| 18.98  | IMEM_SRAM_APEX_REG_622 ..... | 156 |
| 18.99  | IMEM_SRAM_APEX_REG_623 ..... | 156 |
| 18.100 | IMEM_SRAM_APEX_REG_624 ..... | 156 |
| 18.101 | IMEM_SRAM_APEX_REG_625 ..... | 157 |
| 18.102 | IMEM_SRAM_APEX_REG_626 ..... | 157 |
| 18.103 | IMEM_SRAM_APEX_REG_627 ..... | 157 |
| 18.104 | IMEM_SRAM_APEX_REG_628 ..... | 157 |
| 18.105 | IMEM_SRAM_APEX_REG_629 ..... | 158 |
| 18.106 | IMEM_SRAM_APEX_REG_630 ..... | 158 |
| 18.107 | IMEM_SRAM_APEX_REG_631 ..... | 158 |
| 18.108 | IMEM_SRAM_APEX_REG_632 ..... | 158 |
| 18.109 | IMEM_SRAM_APEX_REG_633 ..... | 159 |
| 18.110 | IMEM_SRAM_APEX_REG_634 ..... | 159 |
| 18.111 | IMEM_SRAM_APEX_REG_635 ..... | 159 |
| 18.112 | IMEM_SRAM_APEX_REG_636 ..... | 159 |
| 18.113 | IMEM_SRAM_APEX_REG_637 ..... | 160 |

|        |                              |     |
|--------|------------------------------|-----|
| 18.114 | IMEM_SRAM_APEX_REG_638 ..... | 160 |
| 18.115 | IMEM_SRAM_APEX_REG_639 ..... | 160 |
| 18.116 | IMEM_SRAM_APEX_REG_640 ..... | 160 |
| 18.117 | IMEM_SRAM_APEX_REG_641 ..... | 161 |
| 18.118 | IMEM_SRAM_APEX_REG_642 ..... | 161 |
| 18.119 | IMEM_SRAM_APEX_REG_643 ..... | 161 |
| 18.120 | IMEM_SRAM_APEX_REG_644 ..... | 161 |
| 18.121 | IMEM_SRAM_APEX_REG_645 ..... | 162 |
| 18.122 | IMEM_SRAM_APEX_REG_646 ..... | 162 |
| 18.123 | IMEM_SRAM_APEX_REG_647 ..... | 162 |
| 18.124 | IMEM_SRAM_APEX_REG_648 ..... | 162 |
| 18.125 | IMEM_SRAM_APEX_REG_649 ..... | 163 |
| 18.126 | IMEM_SRAM_APEX_REG_650 ..... | 163 |
| 18.127 | IMEM_SRAM_APEX_REG_651 ..... | 163 |
| 18.128 | IMEM_SRAM_APEX_REG_652 ..... | 163 |
| 18.129 | IMEM_SRAM_APEX_REG_653 ..... | 164 |
| 18.130 | IMEM_SRAM_APEX_REG_654 ..... | 164 |
| 18.131 | IMEM_SRAM_APEX_REG_655 ..... | 164 |
| 18.132 | IMEM_SRAM_APEX_REG_656 ..... | 165 |
| 18.133 | IMEM_SRAM_APEX_REG_657 ..... | 165 |
| 18.134 | IMEM_SRAM_APEX_REG_658 ..... | 165 |
| 18.135 | IMEM_SRAM_APEX_REG_659 ..... | 166 |
| 18.136 | IMEM_SRAM_APEX_REG_660 ..... | 166 |
| 18.137 | IMEM_SRAM_APEX_REG_661 ..... | 166 |
| 18.138 | IMEM_SRAM_APEX_REG_662 ..... | 167 |
| 18.139 | IMEM_SRAM_APEX_REG_663 ..... | 167 |
| 18.140 | IMEM_SRAM_APEX_REG_664 ..... | 167 |
| 18.141 | IMEM_SRAM_APEX_REG_665 ..... | 167 |
| 18.142 | IMEM_SRAM_APEX_REG_666 ..... | 168 |
| 18.143 | IMEM_SRAM_APEX_REG_667 ..... | 168 |
| 18.144 | IMEM_SRAM_APEX_REG_668 ..... | 168 |
| 18.145 | IMEM_SRAM_APEX_REG_669 ..... | 168 |
| 18.146 | IMEM_SRAM_APEX_REG_670 ..... | 169 |
| 18.147 | IMEM_SRAM_APEX_REG_671 ..... | 169 |
| 18.148 | IMEM_SRAM_APEX_REG_672 ..... | 169 |
| 18.149 | IMEM_SRAM_APEX_REG_673 ..... | 169 |
| 18.150 | IMEM_SRAM_APEX_REG_674 ..... | 170 |

|        |                               |     |
|--------|-------------------------------|-----|
| 18.151 | IMEM_SRAM_APEX_REG_675 .....  | 170 |
| 18.152 | IMEM_SRAM_APEX_REG_676 .....  | 170 |
| 18.153 | IMEM_SRAM_APEX_REG_677 .....  | 170 |
| 18.154 | IMEM_SRAM_APEX_REG_678 .....  | 171 |
| 18.155 | IMEM_SRAM_APEX_REG_679 .....  | 171 |
| 18.156 | IMEM_SRAM_APEX_REG_684 .....  | 171 |
| 18.157 | IMEM_SRAM_APEX_REG_685 .....  | 171 |
| 18.158 | IMEM_SRAM_APEX_REG_686 .....  | 172 |
| 18.159 | IMEM_SRAM_APEX_REG_1184 ..... | 172 |
| 18.160 | IMEM_SRAM_APEX_REG_1185 ..... | 172 |
| 18.161 | IMEM_SRAM_APEX_REG_1186 ..... | 172 |
| 18.162 | IMEM_SRAM_APEX_REG_1187 ..... | 173 |
| 18.163 | IMEM_SRAM_APEX_REG_1192 ..... | 173 |
| 18.164 | IMEM_SRAM_APEX_REG_1193 ..... | 173 |
| 18.165 | IMEM_SRAM_APEX_REG_1194 ..... | 173 |
| 18.166 | IMEM_SRAM_APEX_REG_1195 ..... | 174 |
| 18.167 | IMEM_SRAM_APEX_REG_1208 ..... | 174 |
| 18.168 | IMEM_SRAM_APEX_REG_1209 ..... | 174 |
| 18.169 | IMEM_SRAM_APEX_REG_1210 ..... | 174 |
| 18.170 | IMEM_SRAM_APEX_REG_1211 ..... | 175 |
| 18.171 | IMEM_SRAM_APEX_REG_1212 ..... | 175 |
| 18.172 | IMEM_SRAM_APEX_REG_1213 ..... | 175 |
| 18.173 | IMEM_SRAM_APEX_REG_1214 ..... | 175 |
| 18.174 | IMEM_SRAM_APEX_REG_1215 ..... | 176 |
| 18.175 | IMEM_SRAM_APEX_REG_1220 ..... | 176 |
| 18.176 | IMEM_SRAM_APEX_REG_1221 ..... | 176 |
| 18.177 | IMEM_SRAM_APEX_REG_1222 ..... | 176 |
| 18.178 | IMEM_SRAM_APEX_REG_1223 ..... | 177 |
| 18.179 | IMEM_SRAM_APEX_REG_1232 ..... | 177 |
| 18.180 | IMEM_SRAM_APEX_REG_1233 ..... | 177 |
| 18.181 | IMEM_SRAM_APEX_REG_1234 ..... | 177 |
| 18.182 | IMEM_SRAM_APEX_REG_1235 ..... | 178 |
| 18.183 | IMEM_SRAM_APEX_REG_1236 ..... | 178 |
| 18.184 | IMEM_SRAM_APEX_REG_1237 ..... | 178 |
| 18.185 | IMEM_SRAM_APEX_REG_1238 ..... | 178 |
| 18.186 | IMEM_SRAM_APEX_REG_1239 ..... | 179 |
| 18.187 | IMEM_SRAM_APEX_REG_1240 ..... | 179 |

|        |                               |     |
|--------|-------------------------------|-----|
| 18.188 | IMEM_SRAM_APEX_REG_1241 ..... | 179 |
| 18.189 | IMEM_SRAM_APEX_REG_1242 ..... | 179 |
| 18.190 | IMEM_SRAM_APEX_REG_1243 ..... | 180 |
| 18.191 | IMEM_SRAM_APEX_REG_1268 ..... | 180 |
| 18.192 | IMEM_SRAM_APEX_REG_1269 ..... | 180 |
| 18.193 | IMEM_SRAM_APEX_REG_1270 ..... | 180 |
| 18.194 | IMEM_SRAM_APEX_REG_1271 ..... | 181 |
| 18.195 | IMEM_SRAM_APEX_REG_1272 ..... | 181 |
| 18.196 | IMEM_SRAM_APEX_REG_1273 ..... | 181 |
| 18.197 | IMEM_SRAM_APEX_REG_1274 ..... | 181 |
| 18.198 | IMEM_SRAM_APEX_REG_1275 ..... | 182 |
| 18.199 | IMEM_SRAM_APEX_REG_1468 ..... | 182 |
| 18.200 | IMEM_SRAM_APEX_REG_1469 ..... | 182 |
| 18.201 | IMEM_SRAM_APEX_REG_1470 ..... | 182 |
| 18.202 | IMEM_SRAM_APEX_REG_1471 ..... | 183 |
| 18.203 | IMEM_SRAM_APEX_REG_1484 ..... | 183 |
| 18.204 | IMEM_SRAM_APEX_REG_1485 ..... | 183 |
| 18.205 | IMEM_SRAM_APEX_REG_1486 ..... | 183 |
| 18.206 | IMEM_SRAM_APEX_REG_1487 ..... | 184 |
| 18.207 | IMEM_SRAM_APEX_REG_1500 ..... | 184 |
| 18.208 | IMEM_SRAM_APEX_REG_1501 ..... | 184 |
| 18.209 | IMEM_SRAM_APEX_REG_1502 ..... | 184 |
| 18.210 | IMEM_SRAM_APEX_REG_1503 ..... | 185 |
| 18.211 | IMEM_SRAM_APEX_REG_1504 ..... | 185 |
| 18.212 | IMEM_SRAM_APEX_REG_1505 ..... | 185 |
| 18.213 | IMEM_SRAM_APEX_REG_1506 ..... | 186 |
| 18.214 | IMEM_SRAM_APEX_REG_1507 ..... | 186 |
| 18.215 | IMEM_SRAM_APEX_REG_1516 ..... | 186 |
| 18.216 | IMEM_SRAM_APEX_REG_1517 ..... | 187 |
| 18.217 | IMEM_SRAM_APEX_REG_1518 ..... | 187 |
| 18.218 | IMEM_SRAM_APEX_REG_1519 ..... | 187 |
| 18.219 | IMEM_SRAM_APEX_REG_1696 ..... | 188 |
| 18.220 | IMEM_SRAM_APEX_REG_1697 ..... | 188 |
| 18.221 | IMEM_SRAM_APEX_REG_1698 ..... | 188 |
| 18.222 | IMEM_SRAM_APEX_REG_1699 ..... | 188 |
| 18.223 | IMEM_SRAM_APEX_REG_1712 ..... | 189 |
| 18.224 | IMEM_SRAM_APEX_REG_1713 ..... | 189 |

|        |                               |     |
|--------|-------------------------------|-----|
| 18.225 | IMEM_SRAM_APEX_REG_1714 ..... | 189 |
| 18.226 | IMEM_SRAM_APEX_REG_1715 ..... | 189 |
| 18.227 | IMEM_SRAM_APEX_REG_1716 ..... | 190 |
| 18.228 | IMEM_SRAM_APEX_REG_1717 ..... | 190 |
| 18.229 | IMEM_SRAM_APEX_REG_1718 ..... | 190 |
| 18.230 | IMEM_SRAM_APEX_REG_1719 ..... | 190 |
| 18.231 | IMEM_SRAM_APEX_REG_1720 ..... | 191 |
| 18.232 | IMEM_SRAM_APEX_REG_1721 ..... | 191 |
| 18.233 | IMEM_SRAM_APEX_REG_1722 ..... | 191 |
| 18.234 | IMEM_SRAM_APEX_REG_1723 ..... | 192 |
| 18.235 | IMEM_SRAM_APEX_REG_1724 ..... | 192 |
| 18.236 | IMEM_SRAM_APEX_REG_1725 ..... | 192 |
| 18.237 | IMEM_SRAM_APEX_REG_1726 ..... | 192 |
| 18.238 | IMEM_SRAM_APEX_REG_1727 ..... | 193 |
| 18.239 | IMEM_SRAM_APEX_REG_1728 ..... | 193 |
| 18.240 | IMEM_SRAM_APEX_REG_1729 ..... | 193 |
| 18.241 | IMEM_SRAM_APEX_REG_1730 ..... | 193 |
| 18.242 | IMEM_SRAM_APEX_REG_1731 ..... | 194 |
| 18.243 | IMEM_SRAM_APEX_REG_1732 ..... | 194 |
| 18.244 | IMEM_SRAM_APEX_REG_1733 ..... | 194 |
| 18.245 | IMEM_SRAM_APEX_REG_1734 ..... | 194 |
| 18.246 | IMEM_SRAM_APEX_REG_1735 ..... | 195 |
| 18.247 | IMEM_SRAM_APEX_REG_1736 ..... | 195 |
| 18.248 | IMEM_SRAM_APEX_REG_1737 ..... | 195 |
| 18.249 | IMEM_SRAM_APEX_REG_1738 ..... | 195 |
| 18.250 | IMEM_SRAM_APEX_REG_1739 ..... | 196 |
| 18.251 | IMEM_SRAM_APEX_REG_1740 ..... | 196 |
| 18.252 | IMEM_SRAM_APEX_REG_1741 ..... | 196 |
| 18.253 | IMEM_SRAM_APEX_REG_1742 ..... | 196 |
| 18.254 | IMEM_SRAM_APEX_REG_1743 ..... | 197 |
| 18.255 | IMEM_SRAM_APEX_REG_1744 ..... | 197 |
| 18.256 | IMEM_SRAM_APEX_REG_1745 ..... | 197 |
| 18.257 | IMEM_SRAM_APEX_REG_1746 ..... | 197 |
| 18.258 | IMEM_SRAM_APEX_REG_1747 ..... | 198 |
| 18.259 | IMEM_SRAM_APEX_REG_1748 ..... | 198 |
| 18.260 | IMEM_SRAM_APEX_REG_1749 ..... | 198 |
| 18.261 | IMEM_SRAM_APEX_REG_1750 ..... | 198 |

|        |                               |     |
|--------|-------------------------------|-----|
| 18.262 | IMEM_SRAM_APEX_REG_1751 ..... | 199 |
| 18.263 | IMEM_SRAM_APEX_REG_1900 ..... | 199 |
| 18.264 | IMEM_SRAM_APEX_REG_1901 ..... | 199 |
| 18.265 | IMEM_SRAM_APEX_REG_1902 ..... | 199 |
| 18.266 | IMEM_SRAM_APEX_REG_1903 ..... | 200 |
| 18.267 | IMEM_SRAM_APEX_REG_1904 ..... | 200 |
| 18.268 | IMEM_SRAM_APEX_REG_1905 ..... | 200 |
| 18.269 | IMEM_SRAM_APEX_REG_1906 ..... | 200 |
| 18.270 | IMEM_SRAM_APEX_REG_1907 ..... | 201 |
| 18.271 | IMEM_SRAM_APEX_REG_1908 ..... | 201 |
| 18.272 | IMEM_SRAM_APEX_REG_1909 ..... | 201 |
| 18.273 | IMEM_SRAM_APEX_REG_1910 ..... | 201 |
| 18.274 | IMEM_SRAM_APEX_REG_1911 ..... | 202 |
| 18.275 | IMEM_SRAM_APEX_REG_1912 ..... | 202 |
| 18.276 | IMEM_SRAM_APEX_REG_1913 ..... | 202 |
| 18.277 | IMEM_SRAM_APEX_REG_1914 ..... | 202 |
| 18.278 | IMEM_SRAM_APEX_REG_1915 ..... | 203 |
| 18.279 | IMEM_SRAM_APEX_REG_1916 ..... | 203 |
| 18.280 | IMEM_SRAM_APEX_REG_1917 ..... | 203 |
| 18.281 | IMEM_SRAM_APEX_REG_1918 ..... | 203 |
| 18.282 | IMEM_SRAM_APEX_REG_1919 ..... | 204 |
| 18.283 | IMEM_SRAM_APEX_REG_2072 ..... | 204 |
| 18.284 | IMEM_SRAM_APEX_REG_2073 ..... | 204 |
| 18.285 | IMEM_SRAM_APEX_REG_2074 ..... | 204 |
| 18.286 | IMEM_SRAM_APEX_REG_2075 ..... | 205 |
| 18.287 | IMEM_SRAM_APEX_REG_2080 ..... | 205 |
| 18.288 | IMEM_SRAM_APEX_REG_2081 ..... | 205 |
| 18.289 | IMEM_SRAM_APEX_REG_2082 ..... | 205 |
| 18.290 | IMEM_SRAM_APEX_REG_2083 ..... | 206 |
| 18.291 | IMEM_SRAM_APEX_REG_2084 ..... | 206 |
| 18.292 | IMEM_SRAM_APEX_REG_2085 ..... | 206 |
| 18.293 | IMEM_SRAM_APEX_REG_2086 ..... | 206 |
| 18.294 | IMEM_SRAM_APEX_REG_2087 ..... | 207 |
| 18.295 | IMEM_SRAM_APEX_REG_2088 ..... | 207 |
| 18.296 | IMEM_SRAM_APEX_REG_2089 ..... | 207 |
| 18.297 | IMEM_SRAM_APEX_REG_2090 ..... | 207 |
| 18.298 | IMEM_SRAM_APEX_REG_2091 ..... | 208 |

|        |                               |     |
|--------|-------------------------------|-----|
| 18.299 | IMEM_SRAM_APEX_REG_2092 ..... | 208 |
| 18.300 | IMEM_SRAM_APEX_REG_2093 ..... | 208 |
| 18.301 | IMEM_SRAM_APEX_REG_2094 ..... | 208 |
| 18.302 | IMEM_SRAM_APEX_REG_2095 ..... | 209 |
| 18.303 | IMEM_SRAM_APEX_REG_2096 ..... | 209 |
| 18.304 | IMEM_SRAM_APEX_REG_2097 ..... | 209 |
| 18.305 | IMEM_SRAM_APEX_REG_2098 ..... | 209 |
| 18.306 | IMEM_SRAM_APEX_REG_2099 ..... | 210 |
| 18.307 | IMEM_SRAM_APEX_REG_2100 ..... | 210 |
| 18.308 | IMEM_SRAM_APEX_REG_2101 ..... | 210 |
| 18.309 | IMEM_SRAM_APEX_REG_2102 ..... | 210 |
| 18.310 | IMEM_SRAM_APEX_REG_2103 ..... | 211 |
| 18.311 | IMEM_SRAM_APEX_REG_2104 ..... | 211 |
| 18.312 | IMEM_SRAM_APEX_REG_2105 ..... | 211 |
| 18.313 | IMEM_SRAM_APEX_REG_2106 ..... | 211 |
| 18.314 | IMEM_SRAM_APEX_REG_2107 ..... | 212 |
| 18.315 | IMEM_SRAM_APEX_REG_2108 ..... | 212 |
| 18.316 | IMEM_SRAM_APEX_REG_2109 ..... | 212 |
| 18.317 | IMEM_SRAM_APEX_REG_2110 ..... | 212 |
| 18.318 | IMEM_SRAM_APEX_REG_2111 ..... | 213 |
| 18.319 | IMEM_SRAM_APEX_REG_2112 ..... | 213 |
| 18.320 | IMEM_SRAM_APEX_REG_2113 ..... | 213 |
| 18.321 | IMEM_SRAM_APEX_REG_2114 ..... | 213 |
| 18.322 | IMEM_SRAM_APEX_REG_2115 ..... | 214 |
| 18.323 | IMEM_SRAM_APEX_REG_2116 ..... | 214 |
| 18.324 | IMEM_SRAM_APEX_REG_2117 ..... | 214 |
| 18.325 | IMEM_SRAM_APEX_REG_2118 ..... | 214 |
| 18.326 | IMEM_SRAM_APEX_REG_2119 ..... | 215 |
| 18.327 | IMEM_SRAM_APEX_REG_2120 ..... | 215 |
| 18.328 | IMEM_SRAM_APEX_REG_2121 ..... | 215 |
| 18.329 | IMEM_SRAM_APEX_REG_2122 ..... | 215 |
| 18.330 | IMEM_SRAM_APEX_REG_2123 ..... | 216 |
| 18.331 | IMEM_SRAM_APEX_REG_2124 ..... | 216 |
| 18.332 | IMEM_SRAM_APEX_REG_2125 ..... | 216 |
| 18.333 | IMEM_SRAM_APEX_REG_2126 ..... | 216 |
| 18.334 | IMEM_SRAM_APEX_REG_2127 ..... | 217 |
| 18.335 | IMEM_SRAM_APEX_REG_2128 ..... | 217 |

|        |                               |     |
|--------|-------------------------------|-----|
| 18.336 | IMEM_SRAM_APEX_REG_2129 ..... | 217 |
| 18.337 | IMEM_SRAM_APEX_REG_2248 ..... | 217 |
| 18.338 | IMEM_SRAM_APEX_REG_2249 ..... | 218 |
| 18.339 | IMEM_SRAM_APEX_REG_2250 ..... | 218 |
| 18.340 | IMEM_SRAM_APEX_REG_2251 ..... | 218 |
| 18.341 | IMEM_SRAM_APEX_REG_2252 ..... | 218 |
| 18.342 | IMEM_SRAM_APEX_REG_2253 ..... | 219 |
| 18.343 | IMEM_SRAM_APEX_REG_2254 ..... | 219 |
| 18.344 | IMEM_SRAM_APEX_REG_2255 ..... | 219 |
| 18.345 | IMEM_SRAM_APEX_REG_2256 ..... | 219 |
| 18.346 | IMEM_SRAM_APEX_REG_2257 ..... | 220 |
| 18.347 | IMEM_SRAM_APEX_REG_2258 ..... | 220 |
| 18.348 | IMEM_SRAM_APEX_REG_2259 ..... | 220 |
| 18.349 | IMEM_SRAM_APEX_REG_2339 ..... | 220 |
| 18.350 | IMEM_SRAM_APEX_REG_2340 ..... | 221 |
| 18.351 | IMEM_SRAM_APEX_REG_2412 ..... | 221 |
| 18.352 | IMEM_SRAM_APEX_REG_2413 ..... | 221 |
| 18.353 | IMEM_SRAM_APEX_REG_2414 ..... | 221 |
| 18.354 | IMEM_SRAM_APEX_REG_2415 ..... | 222 |
| 18.355 | IMEM_SRAM_APEX_REG_2416 ..... | 222 |
| 18.356 | IMEM_SRAM_APEX_REG_2417 ..... | 222 |
| 18.357 | IMEM_SRAM_APEX_REG_2420 ..... | 222 |
| 18.358 | IMEM_SRAM_APEX_REG_2421 ..... | 223 |
| 18.359 | IMEM_SRAM_APEX_REG_2422 ..... | 223 |
| 18.360 | IMEM_SRAM_APEX_REG_2423 ..... | 223 |
| 18.361 | IMEM_SRAM_APEX_REG_2424 ..... | 223 |
| 18.362 | IMEM_SRAM_APEX_REG_2425 ..... | 224 |
| 18.363 | IMEM_SRAM_APEX_REG_2426 ..... | 224 |
| 18.364 | IMEM_SRAM_APEX_REG_2427 ..... | 224 |
| 18.365 | IMEM_SRAM_APEX_REG_2428 ..... | 224 |
| 18.366 | IMEM_SRAM_APEX_REG_2429 ..... | 225 |
| 18.367 | IMEM_SRAM_APEX_REG_2430 ..... | 225 |
| 18.368 | IMEM_SRAM_APEX_REG_2431 ..... | 225 |
| 18.369 | IMEM_SRAM_APEX_REG_2433 ..... | 225 |
| 18.370 | IMEM_SRAM_APEX_REG_2524 ..... | 226 |
| 18.371 | IMEM_SRAM_APEX_REG_2525 ..... | 226 |
| 18.372 | IMEM_SRAM_APEX_REG_2548 ..... | 226 |

|        |                               |     |
|--------|-------------------------------|-----|
| 18.373 | IMEM_SRAM_APEX_REG_2549 ..... | 226 |
| 18.374 | IMEM_SRAM_APEX_REG_2612 ..... | 227 |
| 18.375 | IMEM_SRAM_APEX_REG_2613 ..... | 227 |
| 18.376 | IMEM_SRAM_APEX_REG_2614 ..... | 227 |
| 18.377 | IMEM_SRAM_APEX_REG_2615 ..... | 227 |
| 18.378 | IMEM_SRAM_APEX_REG_2616 ..... | 228 |
| 18.379 | IMEM_SRAM_APEX_REG_2617 ..... | 228 |
| 18.380 | IMEM_SRAM_APEX_REG_2618 ..... | 228 |
| 18.381 | IMEM_SRAM_APEX_REG_2619 ..... | 228 |
| 18.382 | IMEM_SRAM_APEX_REG_2620 ..... | 229 |
| 18.383 | IMEM_SRAM_APEX_REG_2621 ..... | 229 |
| 18.384 | IMEM_SRAM_APEX_REG_2622 ..... | 229 |
| 18.385 | IMEM_SRAM_APEX_REG_2623 ..... | 229 |
| 18.386 | IMEM_SRAM_APEX_REG_2624 ..... | 230 |
| 18.387 | IMEM_SRAM_APEX_REG_2625 ..... | 230 |
| 18.388 | IMEM_SRAM_APEX_REG_2626 ..... | 230 |
| 18.389 | IMEM_SRAM_APEX_REG_2627 ..... | 230 |
| 18.390 | IMEM_SRAM_APEX_REG_2628 ..... | 231 |
| 18.391 | IMEM_SRAM_APEX_REG_2629 ..... | 231 |
| 18.392 | IMEM_SRAM_APEX_REG_2630 ..... | 231 |
| 18.393 | IMEM_SRAM_APEX_REG_2631 ..... | 231 |
| 18.394 | IMEM_SRAM_APEX_REG_2632 ..... | 232 |
| 18.395 | IMEM_SRAM_APEX_REG_2633 ..... | 232 |
| 18.396 | IMEM_SRAM_APEX_REG_2634 ..... | 232 |
| 18.397 | IMEM_SRAM_APEX_REG_2635 ..... | 232 |
| 18.398 | IMEM_SRAM_APEX_REG_2636 ..... | 233 |
| 18.399 | IMEM_SRAM_APEX_REG_2637 ..... | 233 |
| 18.400 | IMEM_SRAM_APEX_REG_2638 ..... | 233 |
| 18.401 | IMEM_SRAM_APEX_REG_2639 ..... | 233 |
| 18.402 | IMEM_SRAM_APEX_REG_2640 ..... | 234 |
| 18.403 | IMEM_SRAM_APEX_REG_2641 ..... | 234 |
| 18.404 | IMEM_SRAM_APEX_REG_2642 ..... | 234 |
| 18.405 | IMEM_SRAM_APEX_REG_2643 ..... | 234 |
| 18.406 | IMEM_SRAM_APEX_REG_2644 ..... | 235 |
| 18.407 | IMEM_SRAM_APEX_REG_2645 ..... | 235 |
| 18.408 | IMEM_SRAM_APEX_REG_2646 ..... | 235 |
| 18.409 | IMEM_SRAM_APEX_REG_2647 ..... | 235 |

|        |                                                           |     |
|--------|-----------------------------------------------------------|-----|
| 18.410 | IMEM_SRAM_APEX_REG_2652 to IMEM_SRAM_APEX_REG_2727 .....  | 236 |
| 18.411 | IMEM_SRAM_APEX_REG_5004 .....                             | 236 |
| 18.412 | IMEM_SRAM_APEX_REG_5005 .....                             | 236 |
| 18.413 | IMEM_SRAM_APEX_REG_5514 .....                             | 236 |
| 18.414 | IMEM_SRAM_APEX_REG_5769 .....                             | 237 |
| 18.415 | IMEM_SRAM_APEX_REG_6024 .....                             | 237 |
| 19     | User Bank IMEM_SRAM_STC Register Map – Descriptions ..... | 238 |
| 19.1   | IMEM_SRAM_STC_REG_52 .....                                | 238 |
| 19.2   | IMEM_SRAM_STC_REG_53 .....                                | 238 |
| 19.3   | IMEM_SRAM_STC_REG_54 .....                                | 239 |
| 19.4   | IMEM_SRAM_STC_REG_55 .....                                | 239 |
| 19.5   | IMEM_SRAM_STC_REG_56 .....                                | 240 |
| 19.6   | IMEM_SRAM_STC_REG_57 .....                                | 240 |
| 19.7   | IMEM_SRAM_STC_REG_58 .....                                | 240 |
| 19.8   | IMEM_SRAM_STC_REG_59 .....                                | 241 |
| 20     | User Bank IPREG_BAR Register Map – Descriptions .....     | 242 |
| 20.1   | IPREG_BAR_REG_57 .....                                    | 242 |
| 20.2   | IPREG_BAR_REG_58 .....                                    | 243 |
| 20.3   | IPREG_BAR_REG_59 .....                                    | 244 |
| 20.4   | IPREG_BAR_REG_60 .....                                    | 245 |
| 20.5   | IPREG_BAR_REG_61 .....                                    | 246 |
| 20.6   | IPREG_BAR_REG_62 .....                                    | 247 |
| 21     | User Bank IPREG_TOP1 Register Map – Descriptions .....    | 248 |
| 21.1   | I2CM_COMMAND_0 .....                                      | 248 |
| 21.2   | I2CM_COMMAND_1 .....                                      | 249 |
| 21.3   | I2CM_COMMAND_2 .....                                      | 250 |
| 21.4   | I2CM_COMMAND_3 .....                                      | 251 |
| 21.5   | I2CM_DEV_PROFILE0 .....                                   | 252 |
| 21.6   | I2CM_DEV_PROFILE1 .....                                   | 252 |
| 21.7   | I2CM_DEV_PROFILE2 .....                                   | 252 |
| 21.8   | I2CM_DEV_PROFILE3 .....                                   | 252 |
| 21.9   | I2CM_CONTROL.....                                         | 253 |
| 21.10  | I2CM_STATUS.....                                          | 253 |
| 21.11  | I2CM_EXT_DEV_STATUS .....                                 | 254 |
| 21.12  | I2CM_RD_DATA0.....                                        | 254 |
| 21.13  | I2CM_RD_DATA1.....                                        | 255 |
| 21.14  | I2CM_RD_DATA2.....                                        | 255 |

|       |                            |     |
|-------|----------------------------|-----|
| 21.15 | I2CM_RD_DATA3.....         | 255 |
| 21.16 | I2CM_RD_DATA4.....         | 255 |
| 21.17 | I2CM_RD_DATA5.....         | 256 |
| 21.18 | I2CM_RD_DATA6.....         | 256 |
| 21.19 | I2CM_RD_DATA7.....         | 256 |
| 21.20 | I2CM_RD_DATA8.....         | 256 |
| 21.21 | I2CM_RD_DATA9.....         | 257 |
| 21.22 | I2CM_RD_DATA10.....        | 257 |
| 21.23 | I2CM_RD_DATA11.....        | 257 |
| 21.24 | I2CM_RD_DATA12.....        | 257 |
| 21.25 | I2CM_RD_DATA13.....        | 258 |
| 21.26 | I2CM_RD_DATA14.....        | 258 |
| 21.27 | I2CM_RD_DATA15.....        | 258 |
| 21.28 | I2CM_RD_DATA16.....        | 259 |
| 21.29 | I2CM_RD_DATA17.....        | 259 |
| 21.30 | I2CM_RD_DATA18.....        | 259 |
| 21.31 | I2CM_RD_DATA19.....        | 260 |
| 21.32 | I2CM_RD_STATUS20 .....     | 260 |
| 21.33 | I2CM_WR_DATA0.....         | 260 |
| 21.34 | I2CM_WR_DATA1.....         | 260 |
| 21.35 | I2CM_WR_DATA2.....         | 261 |
| 21.36 | I2CM_WR_DATA3.....         | 261 |
| 21.37 | I2CM_WR_DATA4.....         | 261 |
| 21.38 | I2CM_WR_DATA5.....         | 261 |
| 21.39 | SIFS_IXC_ERROR_STATUS..... | 262 |
| 21.40 | EDMP_PRGRM_IRQ0_0.....     | 262 |
| 21.41 | EDMP_PRGRM_IRQ0_1.....     | 262 |
| 21.42 | EDMP_PRGRM_IRQ1_0.....     | 263 |
| 21.43 | EDMP_PRGRM_IRQ1_1.....     | 263 |
| 21.44 | EDMP_PRGRM_IRQ2_0.....     | 263 |
| 21.45 | EDMP_PRGRM_IRQ2_1.....     | 263 |
| 21.46 | EDMP_SP_START_ADDR.....    | 264 |
| 21.47 | SMC_CONTROL_0.....         | 264 |
| 21.48 | SMC_CONTROL_1.....         | 265 |
| 21.49 | STC_CONFIG .....           | 265 |
| 21.50 | SREG_CTRL .....            | 265 |
| 21.51 | SIFS_I3C_STC_CFG.....      | 266 |

|       |                                                        |     |
|-------|--------------------------------------------------------|-----|
| 21.52 | INT_PULSE_MIN_ON_INTF0 .....                           | 266 |
| 21.53 | INT_PULSE_MIN_ON_INTF1 .....                           | 266 |
| 21.54 | INT_PULSE_MIN_OFF_INTF0 .....                          | 267 |
| 21.55 | INT_PULSE_MIN_OFF_INTF1 .....                          | 267 |
| 21.56 | ISR_0_7 .....                                          | 268 |
| 21.57 | ISR_8_15 .....                                         | 268 |
| 21.58 | ISR_16_23 .....                                        | 269 |
| 21.59 | STATUS_MASK_PIN_0_7 .....                              | 269 |
| 21.60 | STATUS_MASK_PIN_8_15 .....                             | 270 |
| 21.61 | STATUS_MASK_PIN_16_23 .....                            | 271 |
| 21.62 | INT_I2CM_SOURCE .....                                  | 271 |
| 21.63 | ACCEL_WOM_X_THR .....                                  | 271 |
| 21.64 | ACCEL_WOM_Y_THR .....                                  | 272 |
| 21.65 | ACCEL_WOM_Z_THR .....                                  | 272 |
| 21.66 | SELFTEST .....                                         | 273 |
| 21.67 | IPREG_MISC .....                                       | 273 |
| 21.68 | SW_PLL1_TRIM .....                                     | 274 |
| 21.69 | FIFO_SRAM_SLEEP .....                                  | 274 |
| 22    | User Bank IPREG_SYS1 Register Map – Descriptions ..... | 275 |
| 22.1  | IPREG_SYS1_REG_42 .....                                | 275 |
| 22.2  | IPREG_SYS1_REG_43 .....                                | 275 |
| 22.3  | IPREG_SYS1_REG_56 .....                                | 275 |
| 22.4  | IPREG_SYS1_REG_57 .....                                | 275 |
| 22.5  | IPREG_SYS1_REG_70 .....                                | 276 |
| 22.6  | IPREG_SYS1_REG_71 .....                                | 276 |
| 22.7  | IPREG_SYS1_REG_166 .....                               | 276 |
| 22.8  | IPREG_SYS1_REG_168 .....                               | 276 |
| 22.9  | IPREG_SYS1_REG_170 .....                               | 277 |
| 22.10 | IPREG_SYS1_REG_171 .....                               | 278 |
| 22.11 | IPREG_SYS1_REG_172 .....                               | 278 |
| 23    | User Bank IPREG_SYS2 Register Map – Descriptions ..... | 279 |
| 23.1  | IPREG_SYS2_REG_24 .....                                | 279 |
| 23.2  | IPREG_SYS2_REG_25 .....                                | 279 |
| 23.3  | IPREG_SYS2_REG_32 .....                                | 279 |
| 23.4  | IPREG_SYS2_REG_33 .....                                | 279 |
| 23.5  | IPREG_SYS2_REG_40 .....                                | 280 |
| 23.6  | IPREG_SYS2_REG_41 .....                                | 280 |

|       |                          |     |
|-------|--------------------------|-----|
| 23.7  | IPREG_SYS2_REG_123 ..... | 280 |
| 23.8  | IPREG_SYS2_REG_128 ..... | 281 |
| 23.9  | IPREG_SYS2_REG_129 ..... | 282 |
| 23.10 | IPREG_SYS2_REG_130 ..... | 282 |
| 23.11 | IPREG_SYS2_REG_131 ..... | 283 |
| 23.12 | IPREG_SYS2_REG_132 ..... | 283 |
| 24    | Reference .....          | 284 |
| 25    | Revision History .....   | 285 |

## TABLE OF FIGURES

|                                                                                                                                                      |    |
|------------------------------------------------------------------------------------------------------------------------------------------------------|----|
| Figure 1. I <sup>2</sup> C Bus Timing Diagram .....                                                                                                  | 31 |
| Figure 2. 4-Wire SPI Bus Timing Diagram .....                                                                                                        | 32 |
| Figure 3. 3-Wire SPI Bus Timing Diagram .....                                                                                                        | 33 |
| Figure 4. Pin Out Diagram for ICM-45689 2.5x3.0x0.81 mm LGA .....                                                                                    | 39 |
| Figure 5. ICM-45689 Application Schematic Dual Interface OIS Mode (I3C <sup>SM</sup> / I <sup>2</sup> C Interface to Host).....                      | 39 |
| Figure 6. ICM-45689 Application Schematic Dual Interface OIS Mode (SPI Interface to Host) .....                                                      | 40 |
| Figure 7. ICM-45689 Application Schematic Dual Interface I <sup>2</sup> C Master Mode (I3C <sup>SM</sup> / I <sup>2</sup> C Interface to Host) ..... | 40 |
| Figure 8. ICM-45689 Application Schematic Dual Interface I <sup>2</sup> C Master Mode (SPI Interface to Host).....                                   | 41 |
| Figure 9. ICM-45689 Application Schematic Single Interface Mode (I3C <sup>SM</sup> / I <sup>2</sup> C Interface to Host).....                        | 41 |
| Figure 10. ICM-45689 Application Schematic Single Interface Mode (SPI Interface to Host) .....                                                       | 42 |
| Figure 11. ICM-45689 System Block Diagram .....                                                                                                      | 43 |
| Figure 12. Typical SPI Master/Slave Configuration .....                                                                                              | 57 |
| Figure 13. Orientation of Axes of Sensitivity and Polarity of Rotation .....                                                                         | 58 |
| Figure 14. ICM-45689 Device Package in Tape and Reel .....                                                                                           | 61 |
| Figure 15. Tape Dimensions with ICM-45689 Device Package .....                                                                                       | 61 |

## TABLE OF TABLES

|                                                                        |    |
|------------------------------------------------------------------------|----|
| Table 1. Gyroscope Specifications .....                                | 26 |
| Table 2. Accelerometer Specifications .....                            | 27 |
| Table 3. D.C. Electrical Characteristics.....                          | 28 |
| Table 4. A.C. Electrical Characteristics .....                         | 29 |
| Table 5. I <sup>2</sup> C Host Interface Timing Characteristics .....  | 30 |
| Table 6. I <sup>2</sup> C Master Interface Timing Characteristics..... | 30 |
| Table 7. 4-Wire SPI Timing Characteristics .....                       | 32 |
| Table 8. 3-Wire SPI Timing Characteristics .....                       | 33 |
| Table 9. Absolute Maximum Ratings .....                                | 34 |
| Table 10. Signal Descriptions .....                                    | 38 |
| Table 11. Bill of Materials .....                                      | 42 |
| Table 12. Standard Power Modes for ICM-45689 .....                     | 46 |
| Table 13. I3C <sup>SM</sup> CCC Commands.....                          | 56 |

## 1 INTRODUCTION

### 1.1 PURPOSE AND SCOPE

This document is a product specification, providing a description, specifications, and design related information on the ICM-45689 Dual-Interface MotionTracking device. The device is housed in a small 2.5x3x0.81 mm 14-pin LGA package.

### 1.2 PRODUCT OVERVIEW

The ICM-45689 is a 6-axis MotionTracking device with a main interface for UI and an AUX interface that supports SPI slave mode for connection to OIS controllers or I<sup>2</sup>C master mode for connection to external sensors. It combines a 3-axis gyroscope, and a 3-axis accelerometer in a small 2.5x3x0.81 mm (14-pin LGA) package. The device supports independent data paths for UI and the auxiliary interface, with independent control for full-scale range (FSR) and output data rate (ODR).

ICM-45689 also features up to 8Kbytes FIFO that can lower the traffic on the serial bus interface, and reduce power consumption by allowing the system processor to burst read sensor data and then go into a low-power mode. ICM-45689, with its 6-axis integration, enables manufacturers to eliminate the costly and complex selection, qualification, and system level integration of discrete devices, guaranteeing optimal motion performance for consumers.

The gyroscope supports eight independently programmable full-scale range settings from  $\pm 15.625$ dps to  $\pm 4000$ dps for the UI path and the auxiliary path, and the accelerometer supports four independently programmable full-scale range settings from  $\pm 2g$  to  $\pm 32g$  for the UI path and the auxiliary path.

Other industry-leading features include on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features I3C<sup>SM</sup>, I<sup>2</sup>C and SPI serial interfaces, a VDD operating range of 1.71V to 3.6V, and a separate VDDIO operating range of 1.08V to 3.6V.

The host interface can be configured to support I3C<sup>SM</sup> slave, I<sup>2</sup>C slave, or SPI slave modes. The I3C<sup>SM</sup> interface supports speeds up to 12.9MHz (data rates up to 12.9Mbps in SDR mode, 25.8Mbps in DDR mode), the I<sup>2</sup>C interface supports speeds up to 1MHz, and the SPI interface supports speeds up to 24MHz.

User configurable internal pull-up/pull-downs are included on I/O interfaces to reduce system costs associated with external pull-ups/pull-downs.

By leveraging its patented and volume-proven CMOS-MEMS fabrication platform, which integrates MEMS wafers with companion CMOS electronics through wafer-level bonding, TDK InvenSense has driven the package size down to a footprint and thickness of 2.5x3x0.81 mm (14-pin LGA), to provide a very small yet high performance low cost package. The device provides high robustness by supporting 20,000g shock reliability.

### 1.3 APPLICATIONS

- Head Mounted Displays
- AR/VR Controllers
- Wearables
- IoT Applications

## 2 FEATURES

### 2.1 GYROSCOPE FEATURES

The triple-axis MEMS gyroscope in the ICM-45689 includes a wide range of features:

- Digital-output X-, Y-, and Z-axis angular rate sensors (gyroscopes) with independently programmable full-scale range of  $\pm 15.625$ ,  $\pm 31.25$ ,  $\pm 62.5$ ,  $\pm 125$ ,  $\pm 250$ ,  $\pm 500$ ,  $\pm 1000$ ,  $\pm 2000$  and  $\pm 4000$  degrees/sec c for UI and auxiliary path
- Low Noise (LN) and Low Power (LP) power modes support
- Digitally-programmable low-pass filters
- Self-test

### 2.2 ACCELEROMETER FEATURES

The triple-axis MEMS accelerometer in ICM-45689 includes a wide range of features:

- Digital-output X-, Y-, and Z-axis accelerometer with independently programmable full-scale range of  $\pm 2g$ ,  $\pm 4g$ ,  $\pm 8g$ ,  $\pm 16g$  and  $\pm 32g$  for UI and auxiliary path
- Low Noise (LN) and Low Power (LP) power modes support
- User-programmable interrupts
- Wake-on-motion interrupt for low power operation of applications processor
- Self-test

### 2.3 MOTION FEATURES

ICM-45689 includes the following motion features, also known as APEX:

- Single Tap / Double Tap / Triple Tap Detection: Issues an interrupt when a tap is detected, along with the tap type.
- Wake on Motion: Detects motion when accelerometer data exceeds a programmable threshold.
- Freefall Detection: Triggers an interrupt when device freefall is detected and outputs freefall duration.
- Low-G Detection: Triggers an interrupt when absolute value of accelerometer combined axis falls below a programmable threshold and stays below the threshold for a programmable time.
- High-G Detection: Triggers an interrupt when absolute value of accelerometer goes above a programmable threshold and stays above the threshold for a programmable time.
- 9-axis Gyro Assisted Fusion: Handles ICT-1531x magnetometer automatic sampling and provides raw magnetometer data as well as calibrated gyroscope and magnetometer data as well 6-axis and 9-axis fusion data computed from non-calibrated accelerometer and/or calibrated gyroscope data and/or calibrated magnetometer data.
- Sensor Inference Framework: Triggers an interrupt when loaded customer algorithm model has finished classifying an activity and reports the identified activity.

## 2.4 ADDITIONAL FEATURES

ICM-45689 includes the following additional features:

- External clock input supports highly accurate clock input from 20kHz to 40kHz, helps to reduce system level sensitivity error, improve orientation measurement from gyroscope data, reduce ODR sensitivity to temperature and device to device variation
- Up to 8Kbytes FIFO buffer enables the applications processor to read the data in bursts, default FIFO size is 2Kbytes, user can extend it up to 8kByte by disabling APEX functions
- EDMP Enhanced Digital Motion Processor for implementing motion algorithms
- 20-bits data format support in FIFO for high-data resolution
- User-programmable digital filters for gyroscope, accelerometer, and temperature sensor
- Main interface: 12.9MHz I3C<sup>SM</sup> (data rates up to 12.9Mbps in SDR mode, 25.8Mbps in DDR mode) / 1 MHz I<sup>2</sup>C / 24 MHz SPI slave host interface
- Auxiliary interface: 400 kHz I<sup>2</sup>C master
- User configurable internal pull-up/pull-downs included on I/O interfaces to reduce system costs associated with external pull-ups/pull-downs
- User configurable Output Data Rate (ODR) and FIFO Data Rate (FDR)
- Digital-output temperature sensor
- Smallest and thinnest LGA package for portable devices: 2.5x3x0.81 mm (14-pin LGA)
- 20,000 g shock tolerant
- MEMS structure hermetically sealed and bonded at wafer level
- RoHS and Green compliant

### 3 ELECTRICAL CHARACTERISTICS

#### 3.1 GYROSCOPE SPECIFICATIONS

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

| PARAMETER                                  | CONDITIONS                                | MIN    | TYP     | MAX  | UNITS     | NOTES |
|--------------------------------------------|-------------------------------------------|--------|---------|------|-----------|-------|
| <b>GYROSCOPE SENSITIVITY</b>               |                                           |        |         |      |           |       |
| Full-Scale Range                           | GYRO_UI_FS_SEL = 0; GYRO_AUX1_FS_SEL = 0  |        | ±4000   |      | °/s       | 3     |
|                                            | GYRO_UI_FS_SEL = 1; GYRO_AUX1_FS_SEL = 1  |        | ±2000   |      | °/s       | 3     |
|                                            | GYRO_UI_FS_SEL = 2; GYRO_AUX1_FS_SEL = 2  |        | ±1000   |      | °/s       | 3     |
|                                            | GYRO_UI_FS_SEL = 3; GYRO_AUX1_FS_SEL = 3  |        | ±500    |      | °/s       | 3     |
|                                            | GYRO_UI_FS_SEL = 4; GYRO_AUX1_FS_SEL = 4  |        | ±250    |      | °/s       | 3     |
|                                            | GYRO_UI_FS_SEL = 5; GYRO_AUX1_FS_SEL = 5  |        | ±125    |      | °/s       | 3     |
|                                            | GYRO_UI_FS_SEL = 6; GYRO_AUX1_FS_SEL = 6  |        | ±62.5   |      | °/s       | 3     |
|                                            | GYRO_UI_FS_SEL = 7; GYRO_AUX1_FS_SEL = 7  |        | ±31.25  |      | °/s       | 3     |
|                                            | GYRO_UI_FS_SEL = 8; GYRO_AUX1_FS_SEL = 8  |        | ±15.625 |      | °/s       | 3     |
| Gyroscope ADC Word Length                  | Output in two's complement format         |        | 16      |      | bits      | 3, 6  |
| Sensitivity Scale Factor                   | GYRO_UI_FS_SEL = 0; GYRO_AUX1_FS_SEL = 0  |        | 8.2     |      | LSB/(°/s) | 3     |
|                                            | GYRO_UI_FS_SEL = 1; GYRO_AUX1_FS_SEL = 1  |        | 16.4    |      | LSB/(°/s) | 3     |
|                                            | GYRO_UI_FS_SEL = 2; GYRO_AUX1_FS_SEL = 2  |        | 32.8    |      | LSB/(°/s) | 3     |
|                                            | GYRO_UI_FS_SEL = 3; GYRO_AUX1_FS_SEL = 3  |        | 65.5    |      | LSB/(°/s) | 3     |
|                                            | GYRO_UI_FS_SEL = 4; GYRO_AUX1_FS_SEL = 4  |        | 131     |      | LSB/(°/s) | 3     |
|                                            | GYRO_UI_FS_SEL = 5; GYRO_AUX1_FS_SEL = 5  |        | 262     |      | LSB/(°/s) | 3     |
|                                            | GYRO_UI_FS_SEL = 6; GYRO_AUX1_FS_SEL = 6  |        | 524.3   |      | LSB/(°/s) | 3     |
|                                            | GYRO_UI_FS_SEL = 7; GYRO_AUX1_FS_SEL = 7  |        | 1048.6  |      | LSB/(°/s) | 3     |
|                                            | GYRO_UI_FS_SEL = 8; GYRO_AUX1_FS_SEL = 8  |        | 2097.2  |      | LSB/(°/s) | 3     |
| Sensitivity Scale Factor Initial Tolerance | Component-level, 25°C                     |        | ±0.2    |      | %         | 2     |
| Sensitivity Change vs. Temperature         | -40°C to +85°C, board-level               |        | ±0.01   |      | %/°C      | 1, 8  |
| Nonlinearity                               | Best fit straight line; board-level, 25°C |        | ±0.05   |      | %         | 1, 8  |
| Cross-Axis Sensitivity                     | Non-Orthogonality; Board-level            |        | ±0.2    |      | %         | 1, 8  |
| <b>ZERO-RATE OUTPUT (ZRO)</b>              |                                           |        |         |      |           |       |
| Initial ZRO Tolerance                      | Component-level, 25°C                     |        | ±0.3    |      | °/s       | 2     |
| ZRO Change vs. Temperature                 | -40°C to +85°C, board-level               |        | ±0.005  |      | °/s/°C    | 1, 8  |
| <b>OTHER PARAMETERS</b>                    |                                           |        |         |      |           |       |
| Rate Noise Spectral Density                | @ 10 Hz, 25°C                             |        | 0.0038  |      | °/s /√Hz  | 2, 4  |
| Total RMS Noise                            | Bandwidth = 100 Hz                        |        | 0.038   |      | °/s-rms   | 4, 5  |
| Gyroscope Mechanical Frequencies           |                                           |        | 29.7    |      | kHz       | 2     |
| Gyroscope Start-Up Time                    | Time from gyro enable to gyro drive ready |        | 35      |      | ms        | 1, 7  |
| Output Data Rate                           | Low Noise Mode (LNM)                      | 12.5   |         | 6400 | Hz        | 3, 9  |
|                                            | Low Power Mode (LPM)                      | 1.5625 |         | 400  | Hz        | 3, 9  |

**Table 1. Gyroscope Specifications**

**Notes:**

1. Derived from validation or characterization of parts, not tested in production.
2. Tested in production.
3. Guaranteed by design.
4. Noise specifications shown are for low-noise mode.
5. Calculated from Rate Noise Spectral Density.
6. 20-bits data format supported in FIFO, see section 5.
7. Measurement conditions: Gyroscope ODR = 6400Hz; Register field GYRO\_UI\_LPFBW\_SEL set to 000 (low pass filter bypassed).
8. Board-level specs performance depends on specific board design of TDK-InvenSense test boards and may not be directly reproducible with other board designs.
9. AUX1 output is fixed at 6.4kHz ODR LNM.

### 3.2 ACCELEROMETER SPECIFICATIONS

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

| PARAMETER                                  | CONDITIONS                                     | MIN    | TYP    | MAX  | UNITS  | NOTES |
|--------------------------------------------|------------------------------------------------|--------|--------|------|--------|-------|
| <b>ACCELEROMETER SENSITIVITY</b>           |                                                |        |        |      |        |       |
| Full-Scale Range                           | ACCEL_UI_FS_SEL = 0; ACCEL_AUX1_FS_SEL = 0     |        | ±32    |      | g      | 3     |
|                                            | ACCEL_UI_FS_SEL = 1; ACCEL_AUX1_FS_SEL = 1     |        | ±16    |      | g      | 3     |
|                                            | ACCEL_UI_FS_SEL = 2; ACCEL_AUX1_FS_SEL = 2     |        | ±8     |      | g      | 3     |
|                                            | ACCEL_UI_FS_SEL = 3; ACCEL_AUX1_FS_SEL = 3     |        | ±4     |      | g      | 3     |
|                                            | ACCEL_UI_FS_SEL = 4; ACCEL_AUX1_FS_SEL = 4     |        | ±2     |      | g      | 3     |
| ADC Word Length                            | Output in two's complement format              |        | 16     |      | bits   | 3, 6  |
| Sensitivity Scale Factor                   | ACCEL_UI_FS_SEL = 0; ACCEL_AUX1_FS_SEL = 0     |        | 1,024  |      | LSB/g  | 3     |
|                                            | ACCEL_UI_FS_SEL = 1; ACCEL_AUX1_FS_SEL = 1     |        | 2,048  |      | LSB/g  | 3     |
|                                            | ACCEL_UI_FS_SEL = 2; ACCEL_AUX1_FS_SEL = 2     |        | 4,096  |      | LSB/g  | 3     |
|                                            | ACCEL_UI_FS_SEL = 3; ACCEL_AUX1_FS_SEL = 3     |        | 8,192  |      | LSB/g  | 3     |
|                                            | ACCEL_UI_FS_SEL = 4; ACCEL_AUX1_FS_SEL = 4     |        | 16,384 |      | LSB/g  | 3     |
| Sensitivity Scale Factor Initial Tolerance | Component-level, 25°C                          |        | ±0.2   |      | %      | 2     |
| Sensitivity Change vs. Temperature         | -40°C to +85°C, board-level                    |        | ±0.01  |      | %/°C   | 1, 8  |
| Nonlinearity                               | Best fit straight line, ±2g; board-level, 25°C |        | ±0.05  |      | %      | 1, 8  |
| Cross-Axis Sensitivity                     | Non-Orthogonality; Board-level                 |        | ±0.2   |      | %      | 1, 8  |
| <b>ZERO-G OUTPUT</b>                       |                                                |        |        |      |        |       |
| Initial Tolerance                          | Component-level, 25°C                          |        | ±10    |      | mg     | 2     |
| Zero-G Level Change vs. Temperature        | -40°C to +85°C, board-level                    |        | ±0.2   |      | mg/°C  | 1, 8  |
| <b>OTHER PARAMETERS</b>                    |                                                |        |        |      |        |       |
| Noise Spectral Density                     | @ 10 Hz; Up to ±8g FSR                         |        | 70     |      | μg/√Hz | 2, 4  |
|                                            | @ 10 Hz; ±16g FSR                              |        | 80     |      | μg/√Hz | 2, 4  |
|                                            | @ 10 Hz; ±32g FSR                              |        | 110    |      | μg/√Hz | 2, 4  |
| RMS Noise                                  | Bandwidth = 100 Hz; Up to ±8g FSR              |        | 0.7    |      | mg-rms | 4, 5  |
|                                            | Bandwidth = 100 Hz; ±16g FSR                   |        | 0.8    |      | mg-rms | 4, 5  |
|                                            | Bandwidth = 100 Hz; ±32g FSR                   |        | 1.1    |      | mg-rms | 4, 5  |
| Accelerometer Startup Time                 | From sleep mode to valid data                  |        | 10     |      | ms     | 1, 7  |
| Output Data Rate                           | Low Noise Mode (LNM)                           | 12.5   |        | 6400 | Hz     | 3, 9  |
|                                            | Low Power Mode (LPM)                           | 1.5625 |        | 400  | Hz     | 3, 9  |

**Table 2. Accelerometer Specifications**

**Notes:**

1. Derived from validation or characterization of parts, not tested in production.
2. Tested in production.
3. Guaranteed by design.
4. Noise specifications shown are for low-noise mode.
5. Calculated from Rate Noise Spectral Density.
6. 20-bits data format supported in FIFO, see section 5.
7. Measurement conditions: Gyroscope ODR = 6400Hz; Register field GYRO\_UI\_LPFBW\_SEL set to 000 (low pass filter bypassed).
8. Board-level specs performance depends on specific board design of TDK-InvenSense test boards and may not be directly reproducible with other board designs.
9. AUX1 output is fixed at 6.4kHz ODR LNM.

### 3.3 ELECTRICAL SPECIFICATIONS

#### 3.3.1 D.C. Electrical Characteristics

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

| PARAMETER                   | CONDITIONS                                                                   | MIN   | TYP | MAX | UNITS | NOTES |
|-----------------------------|------------------------------------------------------------------------------|-------|-----|-----|-------|-------|
| <b>SUPPLY VOLTAGES</b>      |                                                                              |       |     |     |       |       |
| VDD                         |                                                                              | 1.71  | 1.8 | 3.6 | V     | 1     |
| VDDIO                       |                                                                              | 1.08* | 1.8 | 3.6 | V     | 1     |
| <b>SUPPLY CURRENTS</b>      |                                                                              |       |     |     |       |       |
| Low-Noise Mode              | 6-Axis Gyroscope + Accelerometer (1600Hz ODR)                                |       | 420 |     | μA    | 2     |
|                             | 6-Axis Gyroscope + Accelerometer (6400Hz ODR)                                |       | 440 |     | μA    | 2     |
|                             | 3-Axis Accelerometer (1600Hz ODR)                                            |       | 125 |     | μA    | 2     |
|                             | 3-Axis Accelerometer (6400Hz ODR)                                            |       | 130 |     | μA    | 2     |
|                             | 3-Axis Gyroscope (1600Hz ODR)                                                |       | 365 |     | μA    | 2     |
|                             | 3-Axis Gyroscope (6400Hz ODR)                                                |       | 375 |     | μA    | 2     |
| Low-Power Mode              | 6-Axis Gyroscope + Accelerometer (50Hz ODR; Gyro 10x AVG; Accel 4x AVG)      |       | 220 |     | μA    | 2     |
|                             | 3-Axis Accelerometer (50Hz ODR; 4x AVG)                                      |       | 67  |     | μA    | 2     |
|                             | 3-Axis Gyroscope (50Hz ODR; 10x AVG)                                         |       | 210 |     | μA    | 2     |
| Ultra Low-Power Mode        | 3-Axis Accelerometer (50Hz ODR; 1x AVG)                                      |       | 15  |     | μA    | 2     |
| Full-Chip Sleep Mode        | At 25°C                                                                      |       | 2.2 |     | μA    | 2     |
| <b>TEMPERATURE RANGE</b>    |                                                                              |       |     |     |       |       |
| Specified Temperature Range | Performance parameters are not applicable beyond Specified Temperature Range | -40   |     | +85 | °C    | 1     |

**Table 3. D.C. Electrical Characteristics**

**Notes:**

1. Guaranteed by design.
2. Derived from validation or characterization of parts, not tested in production.

\* Important Note: When using I3C<sup>SM</sup> interface the minimum VDDIO value is 1.1V.

### 3.3.2 A.C. Electrical Characteristics

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

| PARAMETER                                                                        | CONDITIONS                                                                           | MIN                  | TYP                | MAX          | UNITS        | NOTES |
|----------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|----------------------|--------------------|--------------|--------------|-------|
| SUPPLIES                                                                         |                                                                                      |                      |                    |              |              |       |
| Supply Ramp Time                                                                 | Valid power-on RESET Monotonic ramp. Ramp rate is 10% to 90% of the final value      | 0.01                 |                    | 1            | ms           | 1     |
| Power Supply Noise                                                               | V <sub>DD</sub> =1.8V or 3.6V, up to 1MHz                                            |                      | 10                 | 50           | mV peak-peak | 1     |
| TEMPERATURE SENSOR                                                               |                                                                                      |                      |                    |              |              |       |
| Operating Range                                                                  | Ambient                                                                              | -40                  |                    | 85           | °C           | 1     |
| 25°C Output                                                                      | Output in two's complement format                                                    |                      | 0                  |              | LSB          | 3     |
| ADC Resolution                                                                   |                                                                                      |                      | 16                 |              | bits         | 2     |
| ODR                                                                              | With Filter                                                                          | 1.5625               |                    | 3200         | Hz           | 2, 4  |
| Room Temperature Offset                                                          | 25°C                                                                                 | -5                   |                    | 5            | °C           | 3     |
| Stabilization Time (fixed number of clock cycles)                                |                                                                                      |                      |                    | 0.014        | sec          | 2     |
| Sensitivity                                                                      | Trimmed                                                                              |                      | 128                |              | LSB/°C       | 1     |
| Sensitivity for FIFO data                                                        | Trimmed                                                                              |                      | 2                  |              | LSB/°C       | 1     |
| POWER-ON RESET                                                                   |                                                                                      |                      |                    |              |              |       |
| Start-up time for register read/write                                            | From power-up                                                                        |                      |                    | 1            | ms           | 1     |
| I <sup>2</sup> C ADDRESS                                                         |                                                                                      |                      |                    |              |              |       |
| I <sup>2</sup> C ADDRESS                                                         | AP_AD0 = 0<br>AP_AD0 = 1                                                             |                      | 1101000<br>1101001 |              |              |       |
| DIGITAL INPUTS (FSYNC, SCLK, SDI, CS)                                            |                                                                                      |                      |                    |              |              |       |
| V <sub>IH</sub> , High Level Input Voltage                                       |                                                                                      | 0.7*VDDIO            |                    | VDDIO + 0.5V | V            | 1     |
| V <sub>IL</sub> , Low Level Input Voltage                                        |                                                                                      | -0.5V                |                    | 0.3*VDDIO    | V            |       |
| C <sub>I</sub> , Input Capacitance                                               |                                                                                      |                      | <10                |              | pF           |       |
| DIGITAL OUTPUT (SDO, INT1, INT2)                                                 |                                                                                      |                      |                    |              |              |       |
| V <sub>OH</sub> , High Level Output Voltage                                      | R <sub>LOAD</sub> =1 MΩ;                                                             | 0.9*VDDIO            |                    |              | V            | 1     |
| V <sub>OL</sub> , LOW-Level Output Voltage                                       | R <sub>LOAD</sub> =1 MΩ;                                                             |                      |                    | 0.1*VDDIO    | V            |       |
| V <sub>OLINT</sub> , INT Low-Level Output Voltage                                | OPEN=1, 0.3 mA sink Current                                                          |                      |                    | 0.1          | V            |       |
| Output Leakage Current                                                           | OPEN=1                                                                               |                      | 100                |              | nA           |       |
| t <sub>INT</sub> , INT Pulse Width                                               | int0_tpulse_duration= 0 , 1 (100μs, 8μs)<br>int1_tpulse_duration= 0 , 1 (100μs, 8μs) |                      | 100 or 8           | 100          | μs           |       |
| I <sup>2</sup> C I/O (SCL, SDA)                                                  |                                                                                      |                      |                    |              |              |       |
| V <sub>IL</sub> , LOW-Level Input Voltage                                        |                                                                                      | -0.5V                |                    | 0.3*VDDIO    | V            | 1     |
| V <sub>IH</sub> , HIGH-Level Input Voltage                                       |                                                                                      | 0.7*VDDIO            |                    | VDDIO + 0.5V | V            |       |
| V <sub>hys</sub> , Hysteresis                                                    |                                                                                      |                      | 0.1*VDDIO          |              | V            |       |
| V <sub>OL</sub> , LOW-Level Output Voltage                                       | 3 mA sink current                                                                    | 0                    |                    | 0.4          | V            |       |
| I <sub>OL</sub> , LOW-Level Output Current                                       | V <sub>OL</sub> =0.4 V<br>V <sub>OL</sub> =0.6 V                                     |                      | 3<br>6             |              | mA<br>mA     |       |
| Output Leakage Current                                                           |                                                                                      |                      | 100                |              | nA           |       |
| t <sub>of</sub> , Output Fall Time from V <sub>IHmax</sub> to V <sub>ILmax</sub> | C <sub>b</sub> bus capacitance in pf                                                 | 20+0.1C <sub>b</sub> |                    | 300          | ns           |       |
| INTERNAL CLOCK SOURCE                                                            |                                                                                      |                      |                    |              |              |       |
| Clock Frequency Initial Tolerance                                                | Gyro inactive; 25°C                                                                  | -1.25                |                    | +1.25        | %            | 1     |
|                                                                                  | Gyro active; 25°C                                                                    | -1.25                |                    | +1.25        | %            | 1     |
| Frequency Variation over Temperature                                             | Gyro inactive; -40°C to +85°C                                                        |                      |                    | ±3           | %            | 1     |
|                                                                                  | Gyro active; -40°C to +85°C                                                          |                      |                    | ±1           | %            | 1     |

**Table 4. A.C. Electrical Characteristics**

**Notes:**

1. Based on design. Not tested in production.
2. Guaranteed by design.
3. Production tested.
4. Temperature sensor ODR is the higher value between gyroscope and accelerometer ODR.

### 3.4 I<sup>2</sup>C TIMING CHARACTERIZATION

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

| Parameters                                                        | Conditions                                | Min                                  | Typical | Max  | Units | Notes |
|-------------------------------------------------------------------|-------------------------------------------|--------------------------------------|---------|------|-------|-------|
| <b>I<sup>2</sup>C TIMING (Host Interface)</b>                     |                                           | <b>I<sup>2</sup>C FAST-MODE PLUS</b> |         |      |       |       |
| f <sub>SCL</sub> , SCL Clock Frequency                            |                                           |                                      |         | 1    | MHz   | 1     |
| t <sub>HD,STA</sub> , (Repeated) START Condition Hold Time        |                                           | 0.26                                 |         |      | μs    | 1     |
| t <sub>LOW</sub> , SCL Low Period                                 |                                           | 0.50                                 |         |      | μs    | 1     |
| t <sub>HIGH</sub> , SCL High Period                               |                                           | 0.26                                 |         |      | μs    | 1     |
| t <sub>SU,STA</sub> , Repeated START Condition Setup Time         |                                           | 0.26                                 |         |      | μs    | 1     |
| t <sub>HD,DAT</sub> , SDA Data Hold Time                          |                                           | 0                                    |         |      | μs    | 1     |
| t <sub>SU,DAT</sub> , SDA Data Setup Time                         |                                           | 50                                   |         |      | ns    | 1     |
| t <sub>r</sub> , SDA and SCL Rise Time                            | C <sub>b</sub> bus cap. from 30 to 130 pF |                                      |         | 120  | ns    | 1, 2  |
| t <sub>f</sub> , SDA and SCL Fall Time                            | C <sub>b</sub> bus cap. from 30 to 130 pF | 20 x<br>(VDD / 5.5 V)                |         | 120  | ns    | 1, 2  |
| t <sub>SU,STO</sub> , STOP Condition Setup Time                   |                                           | 0.26                                 |         |      | μs    | 1     |
| t <sub>BUF</sub> , Bus Free Time Between STOP and START Condition |                                           | 0.50                                 |         |      | μs    | 1     |
| C <sub>b</sub> , Capacitive Load for each Bus Line                |                                           | 30                                   |         | 130  | pF    | 1     |
| t <sub>VD,DAT</sub> , Data Valid Time                             |                                           |                                      |         | 0.45 | μs    | 1     |
| t <sub>VD,ACK</sub> , Data Valid Acknowledge Time                 |                                           |                                      |         | 0.45 | μs    | 1     |

**Table 5. I<sup>2</sup>C Host Interface Timing Characteristics**

**Notes:**

1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets.
2. Transition times are defined between thresholds: 0.3\*VDDIO, 0.7\*VDDIO.


Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

| Parameters                                                        | Conditions                                | Min                             | Typical | Max  | Units | Notes |
|-------------------------------------------------------------------|-------------------------------------------|---------------------------------|---------|------|-------|-------|
| <b>I<sup>2</sup>C TIMING (Master Interface)</b>                   |                                           | <b>I<sup>2</sup>C FAST-MODE</b> |         |      |       |       |
| f <sub>SCL</sub> , SCL Clock Frequency                            |                                           |                                 |         | 400  | kHz   | 1     |
| t <sub>HD,STA</sub> , (Repeated) START Condition Hold Time        |                                           | 0.60                            |         |      | μs    | 1     |
| t <sub>LOW</sub> , SCL Low Period                                 |                                           | 1.30                            |         |      | μs    | 1     |
| t <sub>HIGH</sub> , SCL High Period                               |                                           | 0.60                            |         |      | μs    | 1     |
| t <sub>SU,STA</sub> , Repeated START Condition Setup Time         |                                           | 0.60                            |         |      | μs    | 1     |
| t <sub>HD,DAT</sub> , SDA Data Hold Time                          |                                           | 0                               |         |      | μs    | 1     |
| t <sub>SU,DAT</sub> , SDA Data Setup Time                         |                                           | 100                             |         |      | ns    | 1     |
| t <sub>r</sub> , SDA and SCL Rise Time                            | C <sub>b</sub> bus cap. from 30 to 200 pF | 20                              |         | 300  | ns    | 1, 2  |
| t <sub>f</sub> , SDA and SCL Fall Time                            | C <sub>b</sub> bus cap. from 30 to 200 pF | 20 x<br>(VDD / 5.5 V)           |         | 300  | ns    | 1, 2  |
| t <sub>SU,STO</sub> , STOP Condition Setup Time                   |                                           |                                 |         | 0.60 | μs    | 1     |
| t <sub>BUF</sub> , Bus Free Time Between STOP and START Condition |                                           | 1.30                            |         |      | μs    | 1     |
| C <sub>b</sub> , Capacitive Load for each Bus Line                |                                           | 30                              |         | 200  | pF    | 1     |
| t <sub>VD,DAT</sub> , Data Valid Time                             |                                           |                                 |         | 0.90 | μs    | 1     |
| t <sub>VD,ACK</sub> , Data Valid Acknowledge Time                 |                                           |                                 |         | 0.90 | μs    | 1     |

**Table 6. I<sup>2</sup>C Master Interface Timing Characteristics**

**Notes:**

1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets.
2. Transition times are defined between thresholds: 0.3\*VDDIO, 0.7\*VDDIO.



**Figure 1. I²C Bus Timing Diagram**

### 3.5 SPI TIMING CHARACTERIZATION – 4-WIRE SPI MODE


Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

| PARAMETERS                                     | CONDITIONS                | VDDIO < 1.71V |      | VDDIO ≥ 1.71V |      | UNITS | NOTES |
|------------------------------------------------|---------------------------|---------------|------|---------------|------|-------|-------|
|                                                |                           | MIN           | MAX  | MIN           | MAX  |       |       |
| <b>SPI TIMING</b>                              |                           |               |      |               |      |       |       |
| f <sub>SPC</sub> , SCLK Clock Frequency        | Default                   |               | 20   |               | 24   | MHz   | 1     |
| t <sub>LOW</sub> , SCLK Low Period             |                           | 23.5          |      | 17            |      | ns    | 1     |
| t <sub>HIGH</sub> , SCLK High Period           |                           | 22.5          |      | 17            |      | ns    | 1     |
| t <sub>SU,CS</sub> , CS Setup Time             |                           | 17            |      | 17            |      | ns    | 1     |
| t <sub>HD,CS</sub> , CS Hold Time              |                           | 5             |      | 5             |      | ns    | 1     |
| t <sub>SU,SDI</sub> , SDI Setup Time           |                           | 13            |      | 13            |      | ns    | 1     |
| t <sub>HD,SDI</sub> , SDI Hold Time            |                           | 8             |      | 8             |      | ns    | 1     |
| t <sub>VD,SDO</sub> , SDO Valid Time           | C <sub>load</sub> = 20 pF |               | 18.5 |               | 18.5 | ns    | 1     |
| t <sub>HD,SDO</sub> , SDO Hold Time            | C <sub>load</sub> = 20 pF | 3.5           |      | 3.5           |      | ns    | 1     |
| t <sub>DIS,SDO</sub> , SDO Output Disable Time |                           |               | 28   |               | 28   | ns    | 1     |

**Table 7. 4-Wire SPI Timing Characteristics**

**Notes:**

- Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets



**Figure 2. 4-Wire SPI Bus Timing Diagram**

### 3.6 SPI TIMING CHARACTERIZATION – 3-WIRE SPI MODE


Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

| PARAMETERS                                       | CONDITIONS                | VDDIO < 1.71V |      | VDDIO ≥ 1.71V |      |       |       |
|--------------------------------------------------|---------------------------|---------------|------|---------------|------|-------|-------|
|                                                  |                           | MIN           | MAX  | MIN           | MAX  | UNITS | NOTES |
| SPI TIMING                                       |                           |               |      |               |      |       |       |
| f <sub>SPC</sub> , SCLK Clock Frequency          | Default                   |               | 20   |               | 24   | MHz   | 1     |
| t <sub>LOW</sub> , SCLK Low Period               |                           | 23.5          |      | 17            |      | ns    | 1     |
| t <sub>HIGH</sub> , SCLK High Period             |                           | 22.5          |      | 17            |      | ns    | 1     |
| t <sub>SU,CS</sub> , CS Setup Time               |                           | 17            |      | 17            |      | ns    | 1     |
| t <sub>HD,CS</sub> , CS Hold Time                |                           | 5             |      | 5             |      | ns    | 1     |
| t <sub>SU,SDIO</sub> , SDIO Input Setup Time     |                           | 13            |      | 13            |      | ns    | 1     |
| t <sub>HD,SDIO</sub> , SDIO Input Hold Time      |                           | 8             |      | 8             |      | ns    | 1     |
| t <sub>VD,SDIO</sub> , SDIO Output Valid Time    | C <sub>load</sub> = 20 pF |               | 18.5 |               | 18.5 | ns    | 1     |
| t <sub>HD,SDIO</sub> , SDIO Output Hold Time     | C <sub>load</sub> = 20 pF | 3.5           |      | 3.5           |      | ns    | 1     |
| t <sub>DIS,SDIO</sub> , SDIO Output Disable Time |                           |               | 28   |               | 28   | ns    | 1     |

**Table 8. 3-Wire SPI Timing Characteristics**

**Notes:**

1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets



**Figure 3. 3-Wire SPI Bus Timing Diagram**

### 3.7 ABSOLUTE MAXIMUM RATINGS

Stress above those listed as “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to the absolute maximum ratings conditions for extended periods may affect device reliability.

| Parameter                                | Rating                               |
|------------------------------------------|--------------------------------------|
| Supply Voltage, VDD                      | -0.5 V to +4 V                       |
| Supply Voltage, VDDIO                    | -0.5 V to +4 V                       |
| Input Voltage Level (FSYNC, SCL, SDA)    | -0.5 V to VDDIO + 0.5 V              |
| Acceleration (Any Axis, unpowered)       | 20,000g for 0.2 ms                   |
| Operating Temperature Range              | -40°C to +85°C                       |
| Storage Temperature Range                | -40°C to +125°C                      |
| Electrostatic Discharge (ESD) Protection | 2 kV (HBM);<br>500 V (CDM)           |
| Latch-up                                 | JEDEC Class II (2), 125°C<br>±100 mA |

**Table 9. Absolute Maximum Ratings**

## 4 APPLICATIONS INFORMATION

### 4.1 PIN OUT DIAGRAM AND SIGNAL DESCRIPTION

| Pin Number | Pin Name                             | Single Interface Mode                                                                                                              | Dual Interface OIS Mode                                                                                                            | Dual Interface I <sup>2</sup> C Master Mode                                                                                     | Notes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|------------|--------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1          | AP_SDO / AP_ADO                      | AP_SDO: AP SPI serial data output (4-wire mode);<br>AP_ADO: AP I <sup>3</sup> C <sup>SM</sup> / I <sup>2</sup> C slave address LSB | AP_SDO: AP SPI serial data output (4-wire mode);<br>AP_ADO: AP I <sup>3</sup> C <sup>SM</sup> / I <sup>2</sup> C slave address LSB | AP_SDO: AP SPI serial data output (4-wire mode); AP_ADO: AP I <sup>3</sup> C <sup>SM</sup> / I <sup>2</sup> C slave address LSB | By default, internal pull-up is enabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull up/down is controlled by two registers pads_ap_sdo_pe_trim_d2a[0] and pads_ap_sdo_pud_trim_d2a[0]. Internal pull-up can be disabled (enabled) by configuring pads_ap_sdo_pe_trim_d2a[0] = 0 (1) and internal pull direction down (up) can be set by pads_ap_sdo_pud_trim_d2a[0] = 0 (1).<br>If the AP interface is active, the internal pull-up should be disabled by setting pads_ap_sdo_pe_trim_d2a[0] = 0.                                                                                                                                                                                                                       |
| 2          | RESV / AUX1_SDIO / AUX1_SDI / MAS_DA | RESV: No Connect or Connect to VDDIO or Connect to GND                                                                             | AUX1_SDIO: AUX1 SPI serial data IO (3-wire mode);<br>AUX1_SDI: AUX1 SPI serial data input (4-wire mode)                            | MAS_DA: I <sup>2</sup> C serial master data                                                                                     | By default, internal pull-up is enabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull up/down is controlled by two registers pads_aux_sdi_tp1_tp_pe_trim_d2a[0] and pads_aux_sdi_tp1_tp_pud_trim_d2a[0]. Internal pull-up can be disabled (enabled) by configuring pads_aux_sdi_tp1_tp_pe_trim_d2a[0] = 0 (1) and internal pull direction down (up) can be set by pads_aux_sdi_tp1_tp_pud_trim_d2a[0] = 0 (1).<br>If the AUX1 interface is active, the internal pull-up should be disabled by setting pads_aux1_sdi_pe_trim_d2a[0] = 0. If pin2 is no connect, leave pads_aux1_sdi_pe_trim_d2a[0] = 1.<br><br>If pin2 is connected to VDDIO or GND, disable internal pull-up by setting pads_aux1_sdi_pe_trim_d2a[0] = 0. |
| 3          | RESV AUX1_SCLK / MAS_CLK             | RESV: No Connect or Connect to VDDIO or Connect to GND                                                                             | AUX1_SCLK: AUX1 SPI serial clock                                                                                                   | MAS_CLK: I <sup>2</sup> C serial master clock                                                                                   | By default, internal pull-up is enabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull up/down is controlled by two registers pads_aux_sclk_tp2_tp_pe_trim_d2a[0] and pads_aux_sclk_tp2_tp_pud_trim_d2a[0]. Internal pull-up can be disabled (enabled) by configuring pads_aux_sclk_tp2_tp_pe_trim_d2a[0] = 0 (1) and internal pull direction down                                                                                                                                                                                                                                                                                                                                                                         |

|   |                      |                                                                                                                                                                             |                                                                                                                                                                             |                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|---|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|   |                      |                                                                                                                                                                             |                                                                                                                                                                             |                                                                                                                                                                             | (up) can be set by pads_aux_sclk_tp2_tp_pud_trim_d2a[0] = 0 (1).<br>If the AUX1 interface is active, the internal pull-up should be disabled by setting pads_aux1_sclk_pe_trim_d2a[0] = 0. If pin3 is no connect, leave pads_aux1_sclk_pe_trim_d2a[0] = 1. If pin3 is connected to VDDIO or GND, disable internal pull-up by setting pads_aux1_sclk_pe_trim_d2a[0] = 0.                                                                                                                                                                                                                                                                                                                               |
| 4 | INT1 / INT           | INT1: Interrupt 1 (Note: INT1 can be push-pull or open drain); INT: All interrupts mapped to pin 4                                                                          | INT1: Interrupt 1 (Note: INT1 can be push-pull or open drain); INT: All interrupts mapped to pin 4                                                                          | INT1: Interrupt 1 (Note: INT1 can be push-pull or open drain); INT: All interrupts mapped to pin 4                                                                          | By default, internal pull-up is disabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull up/down is controlled by two registers pads_int1_tp0_tp_pe_trim_d2a[0] and pads_int1_tp0_tp_pud_trim_d2a[0]. Internal pull can be disabled (enabled) by configuring pads_int1_tp0_tp_pe_trim_d2a[0] = 0 (1) and internal pull direction down (up) can be set by pads_int1_tp0_tp_pud_trim_d2a[0] = 0 (1).                                                                                                                                                |
| 5 | VDDIO                | VDDIO: IO power supply voltage                                                                                                                                              | VDDIO: IO power supply voltage                                                                                                                                              | VDDIO: IO power supply voltage                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 6 | GND                  | GND: Power supply ground                                                                                                                                                    | GND: Power supply ground                                                                                                                                                    | GND: Power supply ground                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 7 | RESV                 | RESV: No Connect or Connect to VDDIO or Connect to GND                                                                                                                      | RESV: No Connect or Connect to VDDIO or Connect to GND                                                                                                                      | RESV: No Connect or Connect to VDDIO or Connect to GND                                                                                                                      | By default, internal pull-up is enabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull up/down is controlled by two registers pads_pin7_pe_trim_d2a[0] and pads_pin7_cs_pud_trim_d2a[0]. Internal pull can be disabled (enabled) by configuring pads_pin7_pe_trim_d2a[0] = 0 (1) and internal pull direction down (up) can be set by pads_pin7_cs_pud_trim_d2a[0] = 0 (1).<br>If pin7 is no connect, leave pads_pin7_pe_trim_d2a[0] = 1. If pin7 is connected to VDDIO or GND, disable internal pull-up by setting pads_pin7_pe_trim_d2a[0] = 0. |
| 8 | VDD                  | VDD: Power supply voltage                                                                                                                                                   | VDD: Power supply voltage                                                                                                                                                   | VDD: Power supply voltage                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 9 | INT2 / FSYNC / CLKIN | INT2: Interrupt 2 (Note: INT2 can be push-pull or open drain); FSYNC: Frame sync input; CLKIN: External clock input; If pin not used, can be No Connect or Connect to VDDIO | INT2: Interrupt 2 (Note: INT2 can be push-pull or open drain); FSYNC: Frame sync input; CLKIN: External clock input; If pin not used, can be No Connect or Connect to VDDIO | INT2: Interrupt 2 (Note: INT2 can be push-pull or open drain); FSYNC: Frame sync input; CLKIN: External clock input; If pin not used, can be No Connect or Connect to VDDIO | By default, internal pull-up is enabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull up/down is controlled by two registers pads_int2_pe_trim_d2a[0] and pads_int2_pud_trim_d2a[0]. Internal pull-up can be disabled (enabled) by configuring pads_int2_pe_trim_d2a[0] = 0 (1) and internal pull direction down                                                                                                                                                                                                                                |

|    |                 |                                                                                                                           |                                                                                                                           |                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|----|-----------------|---------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    |                 |                                                                                                                           |                                                                                                                           |                                                                                                                           | (up) can be set by pads_int2_pud_trim_d2a[0] = 0 (1). If pin9 is no connect, leave pads_int2_pe_trim_d2a[0] = 1. If pin9 is connected as an I/O, disable internal pull-up by setting pads_int2_pe_trim_d2a[0] = 0. Note: INT2 is available for AUX1 interrupt when AUX1 is enabled. INT2 is available for host interrupt only if AUX1 is disabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 10 | RESV / AUX1_CS  | RESV: No Connect or Connect to VDDIO or Connect to GND                                                                    | AUX1_CS: AUX1 SPI chip select                                                                                             | RESV: No Connect or Connect to VDDIO or Connect to GND                                                                    | By default, internal pull-up is enabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull up/down is controlled by two registers pads_aux_cs_tp3_tp_pe_trim_d2a[0] and pads_aux_cs_tp3_tp_pud_trim_d2a[0]. Internal pull-up can be disabled (enabled) by configuring pads_aux_cs_tp3_tp_pe_trim_d2a[0] = 0 (1) and internal pull direction down (up) can be set by pads_aux_cs_tp3_tp_pud_trim_d2a[0] = 0 (1). If the AUX1 interface is active, the internal pull-up should be disabled by setting pads_aux1_cs_pe_trim_d2a[0] = 0. If pin10 is no connect, leave pads_aux1_cs_pe_trim_d2a[0] = 1. If pin10 is connected to VDDIO or GND, disable internal pull-up by setting pads_aux1_cs_pe_trim_d2a[0] = 0. |
| 11 | RESV / AUX1_SDO | RESV: No Connect or Connect to VDDIO or Connect to GND                                                                    | AUX1_SDO: AUX1 SPI serial data output (4-wire mode); No Connect if pin not used                                           | RESV: No Connect or Connect to VDDIO or Connect to GND                                                                    | By default, internal pull-up is enabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull up/down is controlled by two registers pads_aux_sdo_pe_trim_d2a[0] and pads_aux_sdo_pud_trim_d2a[0]. Internal pull-up can be disabled (enabled) by configuring pads_aux_sdo_pe_trim_d2a[0] = 0 (1) and internal pull direction down (up) can be set by pads_aux_sdo_pud_trim_d2a[0] = 0 (1). If AUX1 interface is active, the internal pull-up should be disabled by setting pads_aux1_sdo_pe_trim_d2a[0] = 0. If pin11 is no connect, leave pads_aux1_sdo_pe_trim_d2a[0] = 1. If pin11 is connected to VDDIO or GND, disable internal pull-up by setting pads_aux1_sdo_pe_trim_d2a[0] = 0.                          |
| 12 | AP_CS           | AP_CS: AP SPI Chip select (AP SPI interface); Connect to VDDIO if using AP I3C <sup>SM</sup> / I <sup>2</sup> C interface | AP_CS: AP SPI Chip select (AP SPI interface); Connect to VDDIO if using AP I3C <sup>SM</sup> / I <sup>2</sup> C interface | AP_CS: AP SPI Chip select (AP SPI interface); Connect to VDDIO if using AP I3C <sup>SM</sup> / I <sup>2</sup> C interface | By default, internal pull-up is enabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |

|    |                           |                                                                                                                                                            |                                                                                                                                                            |                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|----|---------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    |                           |                                                                                                                                                            |                                                                                                                                                            |                                                                                                                                                            | up/down is controlled by two registers pads_ap_cs_pe_trim_d2a[0] and pads_ap_cs_pud_trim_d2a[0]. Internal pull can be disabled (enabled) by configuring pads_ap_cs_pe_trim_d2a[0] = 0 (1) and internal pull direction down (up) can be set by pads_ap_cs_pud_trim_d2a[0] = 0 (1). If the AP interface is active, the internal pull-up should be disabled by setting pads_ap_cs_pe_trim_d2a[0] = 0.                                                                                                                                                                                                                                                       |
| 13 | AP_SCL / AP_SCLK          | AP_SCL: AP I3C <sup>SM</sup> / I <sup>2</sup> C serial clock; AP_SCLK: AP SPI serial clock                                                                 | AP_SCL: AP I3C <sup>SM</sup> / I <sup>2</sup> C serial clock; AP_SCLK: AP SPI serial clock                                                                 | AP_SCL: AP I3C <sup>SM</sup> / I <sup>2</sup> C serial clock; AP_SCLK: AP SPI serial clock                                                                 | By default, internal pull-up is enabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull up/down is controlled by two registers pads_ap_sclk_pe_trim_d2a[0] and pads_ap_sclk_pud_trim_d2a[0]. Internal pull can be disabled (enabled) by configuring pads_ap_sclk_pe_trim_d2a[0] = 0 (1) and internal pull direction down (up) can be set by pads_ap_sclk_pud_trim_d2a[0] = 0 (1). If the AP interface is active, the internal pull-up should be disabled by setting pads_ap_sclk_pe_trim_d2a[0] = 0. |
| 14 | AP_SDA / AP_SDIO / AP_SDI | AP_SDA: AP I3C <sup>SM</sup> / I <sup>2</sup> C serial data; AP_SDIO: AP SPI serial data I/O (3-wire mode); AP_SDI: AP SPI serial data input (4-wire mode) | AP_SDA: AP I3C <sup>SM</sup> / I <sup>2</sup> C serial data; AP_SDIO: AP SPI serial data I/O (3-wire mode); AP_SDI: AP SPI serial data input (4-wire mode) | AP_SDA: AP I3C <sup>SM</sup> / I <sup>2</sup> C serial data; AP_SDIO: AP SPI serial data I/O (3-wire mode); AP_SDI: AP SPI serial data input (4-wire mode) | By default, internal pull-up is enabled. The internal weak pull-up is not strong enough to replace a pull-up resistor usually used on an open-drain bus. This pin supports both internal pull up and pull-down functionality. Internal pull up/down is controlled by two registers pads_ap_sdi_pe_trim_d2a[0] and pads_ap_sdi_pud_trim_d2a[0]. Internal pull can be disabled (enabled) by configuring pads_ap_sdi_pe_trim_d2a[0] = 0 (1) and internal pull direction down (up) can be set by pads_ap_sdi_pud_trim_d2a[0] = 0 (1). If the AP interface is active, the internal pull-up should be disabled by setting pads_ap_sdi_pe_trim_d2a[0] = 0.      |

**Table 10. Signal Descriptions**





Figure 4. Pin Out Diagram for ICM-45689 2.5x3.0x0.81 mm LGA


## 4.2 TYPICAL OPERATING CIRCUIT (DUAL INTERFACE OIS MODE)



\* Important Note: When using I3C<sup>SM</sup> interface the minimum VDDIO value is 1.1V.

Figure 5. ICM-45689 Application Schematic Dual Interface OIS Mode (I3C<sup>SM</sup> / I<sup>2</sup>C Interface to Host)


Note: I<sup>2</sup>C lines are open drain and pull-up resistors (e.g. 10 kΩ) are required.



\* Important Note: When using I3C<sup>SM</sup> interface the minimum VDDIO value is 1.1V.

**Figure 6. ICM-45689 Application Schematic Dual Interface OIS Mode (SPI Interface to Host)**


### 4.3 TYPICAL OPERATING CIRCUIT (DUAL INTERFACE I<sup>2</sup>C MASTER MODE)



\* Important Note: When using I3C<sup>SM</sup> interface the minimum VDDIO value is 1.1V.

**Figure 7. ICM-45689 Application Schematic Dual Interface I<sup>2</sup>C Master Mode (I3C<sup>SM</sup> / I<sup>2</sup>C Interface to Host)**


Note: I<sup>2</sup>C lines are open drain and pull-up resistors (e.g. 10 kΩ) are required.



\* Important Note: When using I3C<sup>SM</sup> interface the minimum VDDIO value is 1.1V.

**Figure 8. ICM-45689 Application Schematic Dual Interface I²C Master Mode (SPI Interface to Host)**

#### 4.4 TYPICAL OPERATING CIRCUIT (SINGLE INTERFACE MODE)



\* Important Note: When using I3C<sup>SM</sup> interface the minimum VDDIO value is 1.1V.

**Figure 9. ICM-45689 Application Schematic Single Interface Mode (I3C<sup>SM</sup> / I²C Interface to Host)**

Note: I²C lines are open drain and pull-up resistors (e.g. 10 kΩ) are required.




Figure 10. ICM-45689 Application Schematic Single Interface Mode (SPI Interface to Host)


#### 4.5 BILL OF MATERIALS FOR EXTERNAL COMPONENTS

| Component              | Label | Specification   | Quantity |
|------------------------|-------|-----------------|----------|
| VDD Bypass Capacitor   | C1    | X7R, 0.1μF ±10% | 1        |
| VDDIO Bypass Capacitor | C2    | X7R, 0.1μF ±10% | 1        |

Table 11. Bill of Materials

Note: Use larger bypass capacitor than 0.1μF if power supply ripple exceeds 50mV peak-to-peak.

## 4.6 SYSTEM BLOCK DIAGRAM



**Figure 11. ICM-45689 System Block Diagram**

Note: The above block diagram is an example. Please refer to the pin-out (section 4.1) for other configuration options.

## 4.7 OVERVIEW

The ICM-45689 is comprised of the following key blocks and functions:

- Three-axis MEMS rate gyroscope sensor with 16-bit ADCs and signal conditioning
  - 20-bits data format support in FIFO for high-data resolution (see section 5 for details)
- Three-axis MEMS accelerometer sensor with 16-bit ADCs and signal conditioning
  - 20-bits data format support in FIFO for high-data resolution (see section 5 for details)
- I3C<sup>SM</sup>, I<sup>2</sup>C and SPI Host Interface
- I<sup>2</sup>C Master Interface for connection to external sensors
- SPI Auxiliary Interface for connection to OIS controllers
- Self-Test
- Clocking
- Sensor Data Registers
- FIFO
- Interrupts
- Digital-Output Temperature Sensor
- Bias and LDOs
- Charge Pump
- Standard Power Modes

#### 4.8 THREE-AXIS MEMS GYROSCOPE WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICM-45689 includes a vibratory MEMS rate gyroscope, which detects rotation about the X-, Y-, and Z- Axes. When the gyroscope is rotated about any of the sense axes, the Coriolis Effect causes a vibration that is detected by a capacitive pickoff. The resulting signal is amplified, demodulated, and filtered to produce a voltage that is proportional to the angular rate. This voltage is digitized using on-chip Analog-to-Digital Converters (ADCs) to sample each axis. The full-scale range of the gyro sensors may be digitally programmed to  $\pm 15.625$ ,  $\pm 31.25$ ,  $\pm 62.5$ ,  $\pm 125$ ,  $\pm 250$ ,  $\pm 500$ ,  $\pm 1000$ ,  $\pm 2000$  and  $\pm 4000$  degrees per second (dps).

#### 4.9 THREE-AXIS MEMS ACCELEROMETER WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICM-45689 includes a 3-Axis MEMS accelerometer. Acceleration along a particular axis induces displacement of a proof mass in the MEMS structure, and capacitive sensors detect the displacement. The ICM-45689 architecture reduces the accelerometers' susceptibility to fabrication variations as well as to thermal drift. When the device is placed on a flat surface, it will measure 0g on the X- and Y-axes and +1g on the Z-axis. The accelerometers' scale factor is calibrated at the factory and is nominally independent of supply voltage. The full-scale range of the digital output can be adjusted to  $\pm 2g$ ,  $\pm 4g$ ,  $\pm 8g$ ,  $\pm 16g$  and  $\pm 32g$ .

#### 4.10 I3C<sup>SM</sup>, I<sup>2</sup>C AND SPI HOST INTERFACE

The ICM-45689 communicates to the application processor using an I3C<sup>SM</sup>, I<sup>2</sup>C, or SPI serial interface. The ICM-45689 always acts as a slave when communicating to the application processor.

#### 4.11 I<sup>2</sup>C MASTER INTERFACE FOR CONNECTION TO EXTERNAL SENSORS

The ICM-45689 has an I<sup>2</sup>C master interface for connection to external sensors. I<sup>2</sup>C master pins are muxed with some of the pins used for SPI Auxiliary OIS interface, as described in section 4, so the device can be configured to support I<sup>2</sup>C master mode or OIS mode.

Up to 2 external sensors can be connected on this interface and their data read into the ICM-45689. I<sup>2</sup>C speed up to 400kHz is supported on the master interface. After I<sup>2</sup>C master finishes reading sensor data from the external sensor(s), the received sensor data is then reformatted by the internal processor (eDMP). The reformatted external sensor data is then moved into FIFO along with other internal sensor data. The external host reads the FIFO to retrieve both the external sensor data and the internal sensor data.

- Independent of the number of external devices on the I<sup>2</sup>C bus, the I<sup>2</sup>C master automatically executes up to 4 I<sup>2</sup>C transactions per trigger.
- The 4 I<sup>2</sup>C transactions are fully independent to each other.
- Each I<sup>2</sup>C transaction can be targeting any external I<sup>2</sup>C device (capped at 2 external I<sup>2</sup>C devices).
- Each I<sup>2</sup>C transaction can be a read or a write access transaction.
- Each I<sup>2</sup>C transaction can be a burst or a non-burst access transaction.
- A read transaction can be from an auto-incremented address location, or from a new address location.
- A read operation with a new address location consumes one of the 4 I<sup>2</sup>C transactions per trigger.

#### 4.12 SPI AUXILIARY INTERFACE FOR CONNECTION TO OIS CONTROLLERS

The ICM-45689 supports SPI slave and I3C<sup>SM</sup> slave for connection to OIS controllers. Some pins of the SPI Auxiliary OIS interface are muxed with I<sup>2</sup>C master pins, as described in Section 4. So the device can be configured to support I<sup>2</sup>C master mode or OIS mode. The ICM-45689 always acts as a slave when communicating with OIS controller over this interface. The interface cannot access FIFO data.

The AUX1 interface default configuration can be checked by read only register IOC\_PAD\_SCENARIO through host interface. By default, AUX1 interface is enabled, and default interface for AUX1 is SPI3W or I3C<sup>SM</sup>.

To change the auxiliary interface configuration, user must read/write register IOC\_PAD\_SCENARIO\_AUX\_OVRD through host interface. Note that such changes will not be reflected in the read only register IOC\_PAD\_SCENARIO.

#### 4.13 SELF-TEST

Self-test allows for the testing of the mechanical and electrical portions of the sensors. The self-test for each measurement axis can be activated by means of the gyroscope and accelerometer self-test registers.

When the self-test is activated, the electronics cause the sensors to be actuated and produce an output signal. The output signal is used to observe the self-test response.

The self-test response is defined as follows:

Self-test response = Sensor output with self-test enabled – Sensor output with self-test disabled

When the value of the self-test response is within the specified min/max limits of the product specification, the part has passed self-test. When the self-test response exceeds the min/max values, the part is deemed to have failed self-test.

#### 4.14 CLOCKING

The ICM-45689 has a flexible clocking scheme, allowing external or internal clock sources to be used for the internal synchronous circuitry. This synchronous circuitry includes the signal conditioning and ADCs, and various control circuits and registers.

The CLKIN pin on ICM-45689 provides the ability to input an external clock. A highly accurate external clock may be used rather than the internal clocks sources, if greater clock accuracy is desired. External clock input supports highly accurate clock input from 20kHz to 40kHz.

Allowable internal sources for generating the internal clock are:

- a) An internal relaxation oscillator
- b) Auto-select between internal relaxation oscillator and gyroscope MEMS oscillator to use the best available source

For internal sources, the only setting supporting specified performance in all modes is option b). It is recommended that option b) be used when using internal clock source.

#### 4.15 SENSOR DATA REGISTERS

The sensor data registers contain the latest gyroscope, accelerometer, and temperature measurement data. They are read-only registers and are accessed via the serial interface. Data from these registers may be read anytime.

#### 4.16 INTERRUPTS

Interrupt functionality is configured via the Interrupt Configuration register. Items that are configurable include the interrupt pins configuration, the interrupt latching and clearing method, and triggers for the interrupt. Items that can trigger an interrupt are (1) Clock generator locked to new reference oscillator (used when switching clock sources); (2) new data is available to be read (from the FIFO and Data registers); (3) accelerometer event interrupts; (4) FIFO watermark; (5) FIFO overflow. The interrupt status can be read from the Interrupt Status register.

#### 4.17 DIGITAL-OUTPUT TEMPERATURE SENSOR

An on-chip temperature sensor and ADC are used to measure the ICM-45689 die temperature. The readings from the ADC can be read from the FIFO or the Sensor Data registers.

Temperature sensor register data TEMP\_DATA is updated with new data at max (Accelerometer ODR, Gyroscope ODR).

#### 4.18 BIAS AND LDOS

The bias and LDO section generates the internal supply and the reference voltages and currents required by the ICM-45689.

## 4.19 CHARGE PUMP

An on-chip charge pump generates the high voltage required for the MEMS oscillator.

## 4.20 STANDARD POWER MODES

The following table lists the user-accessible power modes for ICM-45689.

| Name                               | Gyro        | Accel       |
|------------------------------------|-------------|-------------|
| Sleep Mode                         | Off         | Off         |
| Standby Mode                       | Drive On    | Off         |
| Accelerometer Low-Power Mode       | Off         | Duty-Cycled |
| Accelerometer Ultra Low-Power Mode | Off         | Duty-Cycled |
| Gyroscope Low-Power Mode           | Duty-Cycled | Off         |
| 6-Axis Low-Power Mode              | Duty-Cycled | Duty-Cycled |
| Accelerometer Low-Noise Mode       | Off         | On          |
| Gyroscope Low-Noise Mode           | On          | Off         |
| 6-Axis Low-Noise Mode              | On          | On          |

**Table 12. Standard Power Modes for ICM-45689**

## 5 FIFO

The ICM-45689 contains up to 8Kbytes FIFO (default FIFO size is 2Kbytes, user can extend it up to 8Kbytes by disabling APEX functions) that is accessible via the serial interface. The FIFO configuration register determines which data is written into the FIFO. Possible choices include gyroscope data, accelerometer data, temperature readings, and FSYNC input. A FIFO counter keeps track of how many bytes of valid data are contained in the FIFO.

ICM-45689 includes FIFO Compression algorithm that allows storing compressed sensor data in FIFO frames, thus virtually providing more FIFO space. It allows to store up to 4 times the number of frames with respect to non-compressed data. Frame decompression must be performed on the Host which reads the FIFO. Compression algorithm uses a hardware lossless algorithm, based on data variation analysis of each axis. Compression ratios x2, x3, x4 are supported, providing up to 32kByte data storage capability.

A 20-bit data format support is included in one of the FIFO packets structures. When the 20-bit data format is used, the gyroscope data consists of 20-bit of actual data, the accelerometer data consists of 19-bit of actual data and the LSB is always set to 0. Irrespective of the user-full scale selection, this high-resolution 20-bit data format is always scaled to  $\pm 4000\text{dps}$  (131.1 LSB/dps) for gyroscope and  $\pm 32\text{g}$  (16384 LSB/g) for accelerometer.


FIFO packet decimation capability is provided for additional storage optimization. User can configure the FIFO Data Rate (FDR) to control the decimation rate for writing packets to the FIFO. User must disable sensors when initializing FDR control value or making changes to it.

### 5.1 PACKET STRUCTURE

FIFO packets are assembled in different packet sizes based on the enabled sensors. When internal sensors Accel and Gyro are enabled, the following packets are available:

- 8 bytes packet: Contains Accel-only or Gyro-only data and Temperature data (1 byte)
- 16 bytes packet: Contains Accel data, Gyro data, Temperature data (1 byte), Timestamp
- 20 bytes packet: Contains high-resolution Accel data, Gyro data, Temperature data (2 bytes), Timestamp

The following figure shows packets organization for each format (big endian mode).



When external sensors ES0 and ES1 are enabled, the following packets are available:

- 16 bytes packet: Contains 6/9 bytes ES0-only or ES1-only data
- 20 bytes frame: Contains 6/9 bytes ES0 data and ES1 data
- 32 bytes frame: Contains Accel data, Gyro data, 6/9 bytes ES0 data, ES1 data, Temperature data (1 byte), Timestamp. The 32 bytes format is always selected when at least one internal sensor and one external sensor are enabled

The following figure shows packets organization for each format (big endian mode).



## 5.2 FIFO HEADER

The following table shows the structure of the first byte of the FIFO header.

| Bit Field | Item          | Description                                                                                                                                                                                                                                                                                                                                                             |
|-----------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7         | EXT_HEADER    | 1: FIFO header length is extended to 2 bytes. The second byte is used for compressed frame decoding fields or external sensors information<br>0: FIFO header length is 1 byte                                                                                                                                                                                           |
| 6         | ACCEL_EN      | 1: Accel is enabled or high resolution is enabled<br>0: Accel is not enabled and high resolution is not enabled                                                                                                                                                                                                                                                         |
| 5         | GYRO_EN       | 1: Gyro is enabled or high resolution is enabled<br>0: Gyro is not enabled and high resolution is not enabled                                                                                                                                                                                                                                                           |
| 4         | HIRES_EN      | 1: High-resolution is enabled (20-bytes format)<br>0: High-resolution is not enabled                                                                                                                                                                                                                                                                                    |
| 3         | TMST_FIELD_EN | 1: Timestamp field is included in the packet. This requires that: a) high-resolution is enabled, or b) both Accel and Gyro are enabled, or c) either Accel or Gyro are enabled, and either ES0 or ES1 are enabled<br>The timestamp field contains the timestamp value or FSYNC-ODR delay depending on configuration<br>0: Timestamp field is not included in the packet |
| 2         | FSYNC_TAG_EN  | 1: FSYNC is triggered and the Timestamp field contains the FSYNC-ODR delay<br>0: FSYNC is not triggered and the Timestamp field does not contain the FSYNC-ODR delay                                                                                                                                                                                                    |

|   |           |                                                                                                                                                                          |
|---|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1 | ACCEL_ODR | 1: The ODR for accel is different for this accel data packet compared to the previous accel packet<br>0: The ODR for accel is the same as the previous packet with accel |
| 0 | GYRO_ODR  | 1: The ODR for gyro is different for this gyro data packet compared to the previous gyro packet<br>0: The ODR for gyro is the same as the previous packet with gyro      |

When External Sensors are enabled, an additional header byte is used. The second byte of the header is described below.

| Bit Field | Item      | Description                                                                                                                |
|-----------|-----------|----------------------------------------------------------------------------------------------------------------------------|
| 7:5       | -         | Reserved                                                                                                                   |
| 4         | ES0_6b_9b | Indicates how many bytes sensor ES0 provides<br>1: Sensor ES0 provides 9 bytes data<br>0: Sensor ES0 provides 6 bytes data |
| 3         | ES1_VLD   | 1: ES1 data is valid<br>0: ES1 data is not valid                                                                           |
| 2         | ES0_VLD   | 1: ES0 data is valid<br>0: ES0 data is not valid                                                                           |
| 1         | ES1_EN    | 1: Sensor ES1 is enabled<br>0: Sensor ES1 is not enabled                                                                   |
| 0         | ES0_EN    | 1: Sensor ES0 is enabled<br>0: Sensor ES0 is not enabled                                                                   |

## **6 PROGRAMMABLE INTERRUPTS**

The ICM-45689 has a programmable interrupt system that can generate an interrupt signal on the INT pins. Status flags indicate the source of an interrupt. Interrupt sources may be enabled and disabled individually. There are two interrupt outputs. Any interrupt may be mapped to either interrupt pin as explained in the register section. The following configuration options are available for the interrupts:

- INT1 and INT2 can be push-pull or open drain
- Level or pulse mode
- Active high or active low

Additionally, ICM-45689 includes In-band Interrupt (IBI) support for the I3C<sup>SM</sup> interface.

## **7 EDMP**

The on-chip Enhanced Digital Motion Processor (EDMP) is designed for motion processing of next-gen sensor products. It enables ultra-low power run-time and offloads computation of motion processing and sensor fusion algorithms from the host processor. It enables the host system to execute custom algorithms and issue software interrupts to the external environment. The EDMP can be deployed in the system to minimize system level power, simplify the software architecture, and save valuable MIPS on the host processor. The EDMP implements a motion sensor optimized custom ISA with special motion processing instructions.

## 8 APEX MOTION FUNCTIONS

The APEX features of ICM-45689 consist of:

- Single Tap / Double Tap / Triple Tap Detection: Issues an interrupt when a tap is detected, along with the tap type.
- Wake on Motion: Detects motion when accelerometer data exceeds a programmable threshold.
- Freefall Detection: Triggers an interrupt when device freefall is detected and outputs freefall duration.
- Low-G Detection: Triggers an interrupt when absolute value of accelerometer combined axis falls below a programmable threshold and stays below the threshold for a programmable time.
- High-G Detection: Triggers an interrupt when absolute value of accelerometer goes above a programmable threshold and stays above the threshold for a programmable time.
- 9-axis Gyro Assisted Fusion: Handles ICT-1531x magnetometer automatic sampling and provides raw magnetometer data as well as calibrated gyroscope and magnetometer data as well 6-axis and 9-axis fusion data computed from non-calibrated accelerometer and/or calibrated gyroscope data and/or calibrated magnetometer data.
- Sensor Inference Framework: Triggers an interrupt when loaded customer algorithm model has finished classifying an activity and reports the identified activity.

These functions are run as software on EDMP.

## 9 DIGITAL INTERFACE

### 9.1 I3C<sup>SM</sup>, I<sup>2</sup>C AND SPI SERIAL INTERFACES

The internal registers and memory of the ICM-45689 can be accessed using I3C<sup>SM</sup> at 12.9 MHz (data rates up to 12.9 Mbps in SDR mode, 25.8 Mbps in DDR mode), I<sup>2</sup>C at 1 MHz or SPI at 24 MHz. SPI operates in 3-wire or 4-wire mode. Pin assignments for serial interfaces are described in section 4.

When the device is not in SPI mode, the default bus protocol is I<sup>2</sup>C with the internal 50ns glitch filter enabled. The 1<sup>st</sup> transaction seen by the device with 0x7E as the device ID automatically turns off the internal 50ns glitch filter. This first 0x7E on the SCL/SDA bus can be at up to 2.5MHz in open-drain mode. Once the internal 50ns glitch filter is off, the device supports up to 12.9MHz bus speed.

### 9.2 I3C<sup>SM</sup> INTERFACE

I3C<sup>SM</sup> is a new 2-wire digital interface comprised of the signals serial data (SDA) and serial clock (SCLK). I3C<sup>SM</sup> is intended to improve upon the I<sup>2</sup>C interface, while preserving backward compatibility. The I3C<sup>SM</sup> capability of this device is compliant with Version 1.0 of the MIPI Alliance Specification for I3C<sup>SM</sup>. Please refer to the corresponding MIPI I3C<sup>SM</sup> specification for I3C<sup>SM</sup> timing information for this device.

I3C<sup>SM</sup> carries the advantages of I<sup>2</sup>C in simplicity, low pin count, easy board design, and multi-drop (vs. point to point), but provides the higher data rates, simpler pads, and lower power of SPI. I3C<sup>SM</sup> adds higher throughput for a given frequency, in-band interrupts (from slave to master), dynamic addressing.

ICM-45689 supports the following features of I3C<sup>SM</sup>:

- SDR data rate up to 12.9 Mbps
- DDR data rate up to 25.8 Mbps
- Dynamic address allocation
- In-band Interrupt (IBI) support
- Support for asynchronous timing control mode 0
- Error detection (CRC and/or Parity)
- Common Command Code (CCC)

The ICM-45689 always operates as an I3C<sup>SM</sup> slave device when communicating to the system processor, which thus acts as the I3C<sup>SM</sup> master. I3C<sup>SM</sup> master controls an active pullup resistance on SDA, which it can enable and disable. The pullup resistance may be a board level resistor controlled by a pin, or it may be internal to the I3C<sup>SM</sup> master.

The following table shows I3C<sup>SM</sup> Common Command Code (CCC) commands supported by the device.

| CCC Description |                                                  |  | Required or Optional per I3C v1.0 | Supported by ICM-45689 Host Interface |
|-----------------|--------------------------------------------------|--|-----------------------------------|---------------------------------------|
| 1               | ENEC, broadcast mode. (Enable Events).           |  | Required                          | Yes                                   |
| 2               | DISEC, broadcast mode. (Disable Events)          |  | Required                          | Yes                                   |
| 3               | ENTAS0, broadcast mode. (Enter Activity State 0) |  | Required                          | Yes                                   |
| 4               | ENTAS1, broadcast mode. (Enter Activity State 1) |  | Optional                          | No                                    |
| 5               | ENTAS2, broadcast mode. (Enter Activity State 0) |  | Optional                          | No                                    |
| 6               | ENTAS3, broadcast mode. (Enter Activity State 0) |  | Optional                          | No                                    |

|    |                                                             |                                                        |          |     |
|----|-------------------------------------------------------------|--------------------------------------------------------|----------|-----|
| 7  | RSTDAA, broadcast mode. (Reset dynamic address assignment). |                                                        | Required | Yes |
| 8  | ENTDAA, broadcast mode. (Enter dynamic address assignment). |                                                        | Required | Yes |
| 9  | DEFSLVS, broadcast mode. (Define list of slaves).           |                                                        | Optional | No  |
| 10 | SETMWL, broadcast mode. (Set Max Write Length).             |                                                        | Required | Yes |
| 11 | SETMRL, broadcast mode. (Set Max Read Length).              |                                                        | Required | Yes |
| 12 | ENTTM, broadcast mode. (Enter Test Mode).                   |                                                        | Optional | No  |
| 13 | ENTHDR0, broadcast mode. (Enter HDR DDR mode)               |                                                        | Optional | Yes |
| 14 | ENTHDR1, broadcast mode. (Enter HDR TSP mode)               |                                                        | Optional | No  |
| 15 | ENTHDR2, broadcast mode. (Enter HDR TSL mode)               |                                                        | Optional | No  |
| 16 | SETXTIME, broadcast mode. (Exchange Timing Information).    |                                                        |          |     |
|    | 16.1                                                        | Defining byte = 0x7F (ST)                              | Optional | Yes |
|    | 16.2                                                        | Defining byte = 0xBF (DT)                              | Optional | Yes |
|    | 16.3                                                        | Defining byte = 0xDF (Enter Async Mode 0)              | Optional | Yes |
|    | 16.4                                                        | Defining byte = 0xEF (Enter Async Mode 1)              | Optional | No  |
|    | 16.5                                                        | Defining byte = 0xF7 (Enter Async Mode 2)              | Optional | No  |
|    | 16.6                                                        | Defining byte = 0xFB (Enter Async Mode 3)              | Optional | No  |
|    | 16.7                                                        | Defining byte = 0xFD (Async Trigger for Async Mode 3). | Optional | No  |
|    | 16.8                                                        | Defining byte = 0x3F (TPH)                             | Optional | Yes |
|    | 16.9                                                        | Defining byte = 0x9f (TU)                              | Optional | Yes |
|    | 16.10                                                       | Defining byte = 0x8F (ODR)                             | Optional | Yes |
| 17 | ENEC, direct mode. (Enable Events).                         |                                                        | Required | Yes |
| 18 | DISEC, direct mode. (Disable Events).                       |                                                        | Required | Yes |
| 19 | ENTAS0, direct mode. (Enter Activity State 0).              |                                                        | Required | Yes |
| 20 | ENTAS1, direct mode. (Enter Activity State 1).              |                                                        | Optional | No  |
| 21 | ENTAS2, direct mode. (Enter Activity State 2).              |                                                        | Optional | No  |
| 22 | ENTAS3, direct mode. (Enter Activity State 3).              |                                                        | Optional | No  |
| 23 | RSTDAA, direct mode. (Reset dynamic address assignment).    |                                                        | Required | Yes |

|  |    |                                                                  |                                                        |                        |     |
|--|----|------------------------------------------------------------------|--------------------------------------------------------|------------------------|-----|
|  | 24 | SETDASA, direct mode. (Set Dynamic address from static address). |                                                        | Optional               | Yes |
|  | 25 | SETNEWDA, direct mode. (Set new dynamic address)                 |                                                        | Required               | Yes |
|  | 26 | SETMWL, direct mode. (Set Max Write Length).                     |                                                        | Required / Conditional | Yes |
|  | 27 | SETMRL, direct mode. (Set Max Read length).                      |                                                        | Required / Conditional | Yes |
|  | 28 | GETMWL, direct mode. (Get Max write length).                     |                                                        | Required / Conditional | Yes |
|  | 29 | GETMRL, direct mode. (Get Max Read length).                      |                                                        | Required / Conditional | Yes |
|  | 30 | GETPID, direct mode. (Get provisional ID).                       |                                                        | Required               | Yes |
|  | 31 | GETBCR, direct mode. (Get Bus Characteristics Register).         |                                                        | Required               | Yes |
|  | 32 | GETDCR, direct mode. (Get Device Characteristics Register).      |                                                        | Required               | Yes |
|  | 33 | GETSTATUS, direct mode. (Get Device Status).                     |                                                        | Required               | Yes |
|  | 34 | GETACCMST, direct mode. (Get Accept Mastership).                 |                                                        | Optional               | No  |
|  | 35 | SETBRGTGT, direct mode. (Set Bridge Targets).                    |                                                        | Optional               | No  |
|  | 36 | GETMXDS, direct mod. (Get Max Data Speed).                       |                                                        | Optional               | Yes |
|  | 37 | GETHDRCAP, direct mode. (Get HDR capability).                    |                                                        | Optional               | Yes |
|  | 38 | SETXTIME, direct mode. (Set Exchange Timing information).        |                                                        |                        |     |
|  |    | 38.1                                                             | Defining byte = 0x7F (ST)                              | Optional               | Yes |
|  |    | 38.2                                                             | Defining byte = 0xBF (DT)                              | Optional               | Yes |
|  |    | 38.3                                                             | Defining byte = 0xDF (Enter Async Mode 0)              | Optional               | Yes |
|  |    | 38.4                                                             | Defining byte = 0xEF (Enter Async Mode 1)              | Optional               | No  |
|  |    | 38.5                                                             | Defining byte = 0xF7 (Enter Async Mode 2)              | Optional               | No  |
|  |    | 38.6                                                             | Defining byte = 0xFB (Enter Async Mode 3)              | Optional               | No  |
|  |    | 38.7                                                             | Defining byte = 0xFD (Async Trigger for Async Mode 3). | Optional               | No  |

|  |    |                                                           |                            |          |     |
|--|----|-----------------------------------------------------------|----------------------------|----------|-----|
|  |    | 38.8                                                      | Defining byte = 0x3F (TPH) | Optional | Yes |
|  |    | 38.9                                                      | Defining byte = 0x9f (TU)  | Optional | Yes |
|  |    | 38.10                                                     | Defining byte = 0x8F (ODR) | Optional | Yes |
|  | 39 | GETXTIME, direct mode. (Get Exchange Timing Information). |                            | Optional | Yes |

**Table 13. I3C<sup>SM</sup> CCC Commands**

### 9.3 I<sup>2</sup>C INTERFACE

I<sup>2</sup>C is a two-wire interface comprised of the signals serial data (SDA) and serial clock (SCL). In general, the lines are open-drain and bi-directional. In a generalized I<sup>2</sup>C interface implementation, attached devices can be a master or a slave. The master device puts the slave address on the bus, and the slave device with the matching address acknowledges the master.

The ICM-45689 always operates as a slave device when communicating to the system processor, which thus acts as the master. SDA and SCL lines typically need pull-up resistors to VDDIO. The maximum bus speed is 1 MHz.

The slave address of the ICM-45689 is b110100X, which is 7 bits long. The LSB bit of the 7-bit address is determined by the logic level on pin AP\_AD0. This allows two ICM-45689s to be connected to the same I<sup>2</sup>C bus. When used in this configuration, the address of one of the devices should be b1101000 (pin AP\_AD0 is logic low) and the address of the other should be b1101001 (pin AP\_AD0 is logic high).

### 9.4 I<sup>2</sup>C MASTER INTERFACE

I<sup>2</sup>C master is compliant with the I<sup>2</sup>C standard-Mode (max 100kbps), and I<sup>2</sup>C Fast-Mode (max 400kbps). It supports 8-bit I<sup>2</sup>C static address. It does not support multi-master on the I<sup>2</sup>C bus. Clock-stretching by external I<sup>2</sup>C devices is not supported.

## 9.5 SPI INTERFACE

The ICM-45689 supports 3-wire or 4-wire SPI for the host interface. The ICM-45689 always operates as a Slave device during standard Master-Slave SPI operation.

With respect to the Master, the Serial Clock output (SCLK), the Serial Data Output (SDO), the Serial Data Input (SDI), and the Serial Data IO (SDIO) are shared among the Slave devices. Each SPI slave device requires its own Chip Select (CS) line from the master.

CS goes low (active) at the start of transmission and goes back high (inactive) at the end. Only one CS line is active at a time, ensuring that only one slave is selected at any given time. The CS lines of the non-selected slave devices are held high, causing their SDO lines to remain in a high-impedance (high-z) state so that they do not interfere with any active devices.

### *SPI Operational Features*

1. Data is delivered MSB first and LSB last
2. Data is latched on the rising edge of SCLK
3. Data should be transitioned on the falling edge of SCLK
4. The maximum frequency of SCLK is 24 MHz (it is 20MHz at VDDIO 1.2V)
5. SPI read and write operations are completed in 16 or more clock cycles (two or more bytes). The first byte contains the Register Address, and the following byte(s) contain(s) the SPI data. The first bit of the first byte contains the Read/Write bit and indicates the Read (1) operation. The following 7 bits contain the Register Address. In cases of multiple-byte Reads, data is two or more bytes:


#### *Register Address format*

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| R/W | A6 | A5 | A4 | A3 | A2 | A1 | A0  |

#### *SPI Data format*

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |

6. Supports Single or Burst Read/Writes.




**Figure 12. Typical SPI Master/Slave Configuration**

## 10 ASSEMBLY

This section provides general guidelines for assembling InvenSense Micro Electro-Mechanical Systems (MEMS) devices packaged in LGA package.

### 10.1 ORIENTATION OF AXES


The diagram below shows the orientation of the axes of sensitivity and the polarity of rotation. Note the pin 1 identifier (•) in the figure.



**Figure 13. Orientation of Axes of Sensitivity and Polarity of Rotation**

## 10.2 PACKAGE DIMENSIONS

14 Lead LGA (2.5x3x0.81) mm NiAu pad finish



|                             | SYMBOLS | DIMENSIONS IN MILLIMETERS |       |       |
|-----------------------------|---------|---------------------------|-------|-------|
|                             |         | MIN                       | NOM   | MAX   |
| Total Thickness             | A       | 0.76                      | 0.81  | 0.86  |
| Substrate Thickness         | A1      | 0.105                     |       | REF   |
| Mold Thickness              | A2      | 0.7                       |       | REF   |
| Body Size                   | D       |                           | 2.5   | BSC   |
|                             | E       |                           | 3     | BSC   |
| Lead Width                  | W       | 0.2                       | 0.25  | 0.3   |
| Lead Length                 | L       | 0.425                     | 0.475 | 0.525 |
| Lead Pitch                  | e       | 0.5                       |       | BSC   |
| Lead Count                  | n       | 14                        |       |       |
| Edge Ball Center to Center  | D1      | 1.5                       |       | BSC   |
|                             | E1      | 1                         |       | BSC   |
| Body Center to Contact Ball | SD      | 0.25                      |       | BSC   |
|                             | SE      | ---                       |       | BSC   |
| Package Edge Tolerance      | aaa     | 0.1                       |       |       |
| Mold Flatness               | bbb     | 0.2                       |       |       |
| Coplanarity                 | ddd     | 0.08                      |       |       |

## 11 DEVICE PACKAGE IN TAPE AND REEL

ICM-45689 devices are packaged in the tape and reel as shown in the figures below.




Figure 14. ICM-45689 Device Package in Tape and Reel





Figure 15. Tape Dimensions with ICM-45689 Device Package

## 12 PART NUMBER PACKAGE MARKING

The part number package marking for ICM-45689 devices is summarized below:

| Part Number | Part Number Package Marking |
|-------------|-----------------------------|
| ICM-45689   | I4589                       |



## 13 INDIRECT REGISTER ACCESS

### 13.1 HOST INDIRECT ACCESS REGISTER (IREG)

An IREG is a register or a memory storage element that is not addressed directly by a 7-bit address. IREGs can only be addressed using an internal 16-bit address. Indirect register access procedures described in this section must be used to access all IREGs.

The host configures the internal 16-bit address by programming following registers:  
{ireg\_addr\_15\_8[7:0], ireg\_addr\_7\_0[7:0]}.

### 13.2 GENERAL RULES FOR ACCESSING IREG

1. Burst-write and burst-read operations are not supported when accessing IREGs from the host.
2. Reading of an IREG is done on a read-pre-fetch basis (details in IREG READ section below).
3. A minimum wait time (refer to section MINIMUM WAIT TIME GAP below for details) is required between two consecutive read/write access to an IREG.

### 13.3 MINIMUM WAIT TIME-GAP

The minimum time gap between two consecutive IREG accesses for various IREG components is 4 $\mu$ s.

### 13.4 IREG WRITE

Procedure for writing to an IREG.

1. The host specifies the destination address of an IREG by programming IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - a. If host wants to access a register in IMEM\_SRAM, it should add base address 0x0000 to the address of that register shown in the IMEM\_SRAM registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - b. If host wants to access a register in IMEM\_SRAM\_APEX, it should add base address 0x0000 to the address of that register shown in the IMEM\_SRAM\_APEX registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - c. If host wants to access a register in IMEM\_SRAM\_STC, it should add base address 0x0000 to the address of that register shown in the IMEM\_SRAM\_STC registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - d. If host wants to access a register in IPREG\_BAR, it should add base address 0xA000 to the address of that register shown in the IPREG\_BAR registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - e. If host wants to access a register in IPREG\_SYS1, it should add base address 0xA400 to the address of that register shown in the IPREG\_SYS1 registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - f. If host wants to access a register in IPREG\_SYS2, it should add base address 0xA500 to the address of that register shown in the IPREG\_SYS2 registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - g. If host wants to access a register in IPREG\_TOP1, it should add base address 0xA200 to the address of that register shown in the IPREG\_TOP1 registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
2. The host programs the write data to the IREG\_DATA register.
3. The above programming steps must be performed in a single burst-write transaction to prevent an unintended read-pre-fetch operation.
4. After the IREG\_DATA register is written, an internal operation is triggered to pass the contents from the IREG\_DATA register to a register pointed by {IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8}.
5. After the contents from the IREG\_DATA register is written to the selected register, the internal 16-bit address is auto-incremented.

6. After a minimum wait time-gap, the host can write to the IREG\_DATA register again, which is effectively writing to the register pointed to by the post-auto-incremented address.
7. Or, after a minimum wait time-gap, the host can program a new destination address for the next write operation.

### 13.5 IREG READ

Procedure for reading from an IREG.

1. The host specifies the destination address of an IREG by programming IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - a. If host wants to access a register in IMEM\_SRAM, it should add base address 0x0000 to the address of that register shown in the IMEM\_SRAM registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - b. If host wants to access a register in IMEM\_SRAM\_APEX, it should add base address 0x0000 to the address of that register shown in the IMEM\_SRAM\_APEX registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - c. If host wants to access a register in IMEM\_SRAM\_STC, it should add base address 0x0000 to the address of that register shown in the IMEM\_SRAM\_STC registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - d. If host wants to access a register in IPREG\_BAR, it should add base address 0xA000 to the address of that register shown in the IPREG\_BAR registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - e. If host wants to access a register in IPREG\_SYS1, it should add base address 0xA400 to the address of that register shown in the IPREG\_SYS1 registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - f. If host wants to access a register in IPREG\_SYS2, it should add base address 0xA500 to the address of that register shown in the IPREG\_SYS2 registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
  - g. If host wants to access a register in IPREG\_TOP1, it should add base address 0xA200 to the address of that register shown in the IPREG\_TOP1 registers section, and then use that resulting value in registers IREG\_ADDR\_7\_0, IREG\_ADDR\_15\_8.
2. Upon the CSB=1 (SPI) or STOP (I2C) after the above programming, an internal read-pre-fetch operation is triggered.
3. The internal read-pre-fetch operation returns the desired data, which is saved to the IREG\_DATA register.
4. After a minimum wait time-gap, the host reads the IREG\_DATA register to retrieve the read-data.
5. After the host reads the IREG\_DATA register, the internal 16-bit address is auto-incremented, and another internal read-pre-fetch is automatically triggered, to fetch data from the IREG register pointed to by the post-auto-incremented address.
6. After a minimum wait time-gap, the host can either read the IREG\_DATA register to get the read-data from the next address location, or it can program a new read address.

## **14 DEVICE CONFIGURATION FOR DATA ENDIANNESS**

By default the device data endianness is Little Endian, for data in Sensor Data Registers and FIFO, and for FIFO Count. User must set register field SREG\_DATA\_ENDIAN\_SEL in register SREG\_CTRL to 1, to enable Big Endian data format for data in Sensor Data Registers and FIFO, and for FIFO Count.

Data descriptions in the register map for Sensor Data Registers, FIFO data, and FIFO Count are for the commonly used Big Endian format.

## 15 REGISTER MAP

This section lists the register map for the ICM-45689, for user bank 0, IMEM\_SRAM, IPREG\_BAR, IPREG\_TOP1, IPREG\_SYS1, IPREG\_SYS2.

Please refer to the procedure in Section 14 for configuring device data endianness before using the register map.

### 15.1 USER BANK 0 REGISTER MAP

| Addr<br>(Hex) | Addr<br>(Dec.) | Register Name    | Serial<br>I/F | Bit7                      | Bit6                        | Bit5                      | Bit4                            | Bit3                     | Bit2                 | Bit1                    | Bit0                     |               |
|---------------|----------------|------------------|---------------|---------------------------|-----------------------------|---------------------------|---------------------------------|--------------------------|----------------------|-------------------------|--------------------------|---------------|
| 00            | 00             | ACCEL_DATA_X1_UI | SYNCR         | ACCEL_DATA_X_UI[15:8]     |                             |                           |                                 |                          |                      |                         |                          |               |
| 01            | 01             | ACCEL_DATA_X0_UI | SYNCR         | ACCEL_DATA_X_UI[7:0]      |                             |                           |                                 |                          |                      |                         |                          |               |
| 02            | 02             | ACCEL_DATA_Y1_UI | SYNCR         | ACCEL_DATA_Y_UI[15:8]     |                             |                           |                                 |                          |                      |                         |                          |               |
| 03            | 03             | ACCEL_DATA_Y0_UI | SYNCR         | ACCEL_DATA_Y_UI[7:0]      |                             |                           |                                 |                          |                      |                         |                          |               |
| 04            | 04             | ACCEL_DATA_Z1_UI | SYNCR         | ACCEL_DATA_Z_UI[15:8]     |                             |                           |                                 |                          |                      |                         |                          |               |
| 05            | 05             | ACCEL_DATA_Z0_UI | SYNCR         | ACCEL_DATA_Z_UI[7:0]      |                             |                           |                                 |                          |                      |                         |                          |               |
| 06            | 06             | GYRO_DATA_X1_UI  | SYNCR         | GYRO_DATA_X_UI[15:8]      |                             |                           |                                 |                          |                      |                         |                          |               |
| 07            | 07             | GYRO_DATA_X0_UI  | SYNCR         | GYRO_DATA_X_UI[7:0]       |                             |                           |                                 |                          |                      |                         |                          |               |
| 08            | 08             | GYRO_DATA_Y1_UI  | SYNCR         | GYRO_DATA_Y_UI[15:8]      |                             |                           |                                 |                          |                      |                         |                          |               |
| 09            | 09             | GYRO_DATA_Y0_UI  | SYNCR         | GYRO_DATA_Y_UI[7:0]       |                             |                           |                                 |                          |                      |                         |                          |               |
| 0A            | 10             | GYRO_DATA_Z1_UI  | SYNCR         | GYRO_DATA_Z_UI[15:8]      |                             |                           |                                 |                          |                      |                         |                          |               |
| 0B            | 11             | GYRO_DATA_Z0_UI  | SYNCR         | GYRO_DATA_Z_UI[7:0]       |                             |                           |                                 |                          |                      |                         |                          |               |
| 0C            | 12             | TEMP_DATA1_UI    | SYNCR         | TEMP_DATA_UI[15:8]        |                             |                           |                                 |                          |                      |                         |                          |               |
| 0D            | 13             | TEMP_DATA0_UI    | SYNCR         | TEMP_DATA_UI[7:0]         |                             |                           |                                 |                          |                      |                         |                          |               |
| 0E            | 14             | TMST_FSYNCH      | SYNCR         | TMST_FSYNC_DATA_UI[15:8]  |                             |                           |                                 |                          |                      |                         |                          |               |
| 0F            | 15             | TMST_FSYNCL      | SYNCR         | TMST_FSYNC_DATA_UI[7:0]   |                             |                           |                                 |                          |                      |                         |                          |               |
| 10            | 16             | PWR_MGMT0        | R/W           | -                         |                             |                           |                                 | GYRO_MODE                |                      | ACCEL_MODE              |                          |               |
| 12            | 18             | FIFO_COUNT_0     | R             | FIFO_DATA_CNT[15:8]       |                             |                           |                                 |                          |                      |                         |                          |               |
| 13            | 19             | FIFO_COUNT_1     | R             | FIFO_DATA_CNT[7:0]        |                             |                           |                                 |                          |                      |                         |                          |               |
| 14            | 20             | FIFO_DATA        | R             | FIFO_DATA                 |                             |                           |                                 |                          |                      |                         |                          |               |
| 16            | 22             | INT1_CONFIG0     | R/W           | INT1_STATUS_EN_RESET_DONE | INT1_STATUS_EN_AUX1_AGC_RDY | INT1_STATUS_EN_AP_AGC_RDY | INT1_STATUS_EN_AP_FSYNC         | INT1_STATUS_EN_AUX1_DRDY | INT1_STATUS_EN_DRDY  | INT1_STATUS_EN_FIFO_THS | INT1_STATUS_EN_FIFO_FULL |               |
| 17            | 23             | INT1_CONFIG1     | R/W           | -                         | INT1_STATUS_EN_APEX_EVENT   | INT1_STATUS_EN_I2CM_DONE  | INT1_STATUS_EN_I3C_PROTOCOL_ERR | INT1_STATUS_EN_WOM_Z     | INT1_STATUS_EN_WOM_Y | INT1_STATUS_EN_WOM_X    | INT1_STATUS_EN_PLL_RDY   |               |
| 18            | 24             | INT1_CONFIG2     | R/W           | -                         |                             |                           |                                 |                          | INT1_DRIVE           |                         | INT1_MODE                | INT1_POLARITY |
| 19            | 25             | INT1_STATUS0     | R/C           | INT1_STATUS_RESET_DONE    | INT1_STATUS_AUX1_AGC_RDY    | INT1_STATUS_AP_AGC_RDY    | INT1_STATUS_AP_FSYNC            | INT1_STATUS_AUX1_DRDY    | INT1_STATUS_DRDY     | INT1_STATUS_FIFO_THS    | INT1_STATUS_FIFO_FULL    |               |
| 1A            | 26             | INT1_STATUS1     | R/C           | -                         | INT1_STATUS_APEX_EVENT      | INT1_STATUS_I2CM_DONE     | INT1_STATUS_I3C_PROTOCOL_ERR    | INT1_STATUS_WOM_Z        | INT1_STATUS_WOM_Y    | INT1_STATUS_WOM_X       | INT1_STATUS_PLL_RDY      |               |
| 1B            | 27             | ACCEL_CONFIG0    | R/W           | -                         | ACCEL_UI_FS_SEL             |                           |                                 | ACCEL_ODR                |                      |                         |                          |               |
| 1C            | 28             | GYRO_CONFIG0     | R/W           | GYRO_UI_FS_SEL            |                             |                           |                                 | GYRO_ODR                 |                      |                         |                          |               |
| 1D            | 29             | FIFO_CONFIG0     | R/W           | FIFO_MODE                 |                             | FIFO_DEPTH                |                                 |                          |                      |                         |                          |               |
| 1E            | 30             | FIFO_CONFIG1_0   | R/W           | FIFO_WM_TH[7:0]           |                             |                           |                                 |                          |                      |                         |                          |               |
| 1F            | 31             | FIFO_CONFIG1_1   | R/W           | FIFO_WM_TH[15:8]          |                             |                           |                                 |                          |                      |                         |                          |               |
| 20            | 32             | FIFO_CONFIG2     | R/W           | FIFO_FLUSH                | -                           |                           |                                 | FIFO_WR_WM_GT_TH         |                      | -                       |                          |               |
| 21            | 33             | FIFO_CONFIG3     | R/W           | -                         |                             | FIFO_ES1_EN               | FIFO_ES0_EN                     | FIFO_HIRES_EN            | FIFO_GYRO_EN         | FIFO_ACCEL_EN           | FIFO_IF_EN               |               |
| 22            | 34             | FIFO_CONFIG4     | R/W           | -                         |                             | FIFO_COMP_NC_FLOW_CFG     |                                 |                          | FIFO_COMP_EN         | FIFO_TMST_FSYNC_EN      | FIFO_ES0_6B_9B           |               |
| 23            | 35             | TMST_WOM_CONFIG  | R/W           | -                         | TMST_DELTA_EN               | TMST_RESOL                | WOM_EN                          | WOM_MODE                 | WOM_INT_MODE         | WOM_INT_DUR             |                          |               |

| Addr (Hex) | Addr (Dec.) | Register Name             | Serial I/F | Bit7                         | Bit6                         | Bit5                         | Bit4                         | Bit3                        | Bit2                              | Bit1                           | Bit0                         |
|------------|-------------|---------------------------|------------|------------------------------|------------------------------|------------------------------|------------------------------|-----------------------------|-----------------------------------|--------------------------------|------------------------------|
| 24         | 36          | FSYNC_CONFIG0             | R/W        | -                            |                              |                              |                              | AP_FSYNC_FLAG_CLEAR_SEL     | AP_FSYNC_SEL                      |                                |                              |
| 25         | 37          | FSYNC_CONFIG1             | R/W        | -                            |                              |                              |                              | AUX1_FSYNC_FLAG_CLEAR_SEL   | AUX1_FSYNC_SEL                    |                                |                              |
| 26         | 38          | RTC_CONFIG                | R/W        | -                            | RTC_ALIGN                    | RTC_MODE                     | -                            |                             |                                   |                                |                              |
| 27         | 39          | DMP_EXT_SEN_ODR_CFG       | R/W        | -                            | EXT_SENSOR_EN                | EXT_ODR                      |                              |                             | APEX_ODR                          |                                |                              |
| 28         | 40          | ODR_DECIMATE_CONFIG       | R/W        | GYRO_FIFO_ODR_DEC            |                              |                              |                              | ACCEL_FIFO_ODR_DEC          |                                   |                                |                              |
| 29         | 41          | EDMP_APEX_EN0             | R/W        | RESERVED4                    | RESERVED3                    | FF_EN                        | RESERVED2                    | RESERVED1                   | RESERVED0                         | SIF_EN                         | TAP_EN                       |
| 2A         | 42          | EDMP_APEX_EN1             | R/W        | -                            | EDMP_ENABLE                  | FEATURE3_EN                  | GAF_EN                       | -                           | POWER_SAVE_EN                     | INIT_EN                        | SOFT_HARD_IRON_CORREN        |
| 2B         | 43          | APEX_BUFFER_MGMT          | R/W        | FF_DURATION_HOST_RPTR        |                              | FF_DURATION_EDMP_WPTR        |                              | -                           |                                   |                                |                              |
| 2C         | 44          | INTF_CONFIG0              | R/W        | -                            |                              | VIRTUAL_ACCESS_AUX1_EN       | -                            |                             |                                   | AP_SPI_34_MODE                 | AP_SPI_MODE                  |
| 2D         | 45          | INTF_CONFIG1_OVRD         | R/W        | -                            |                              |                              |                              | AP_SPI_34_MODE_OVRD         | AP_SPI_34_MODE_OVRD_VAL           | AP_SPI_MODE_OVRD               | AP_SPI_MODE_OVRD_VAL         |
| 2E         | 46          | INTF_AUX_CONFIG           | R/W        | -                            |                              |                              |                              |                             |                                   | AUX1_SPI_34_MODE               | AUX1_SPI_MODE                |
| 2F         | 47          | IOC_PAD_SCENARIO          | R          | -                            |                              |                              |                              |                             | AUX1_MODE                         |                                | AUX1_ENABLE                  |
| 30         | 48          | IOC_PAD_SCENARIO_AUX_OVRD | R/W        | -                            |                              |                              | AUX1_MODE_OVRD               | AUX1_ENABLE_OVRD_VAL        |                                   | AUX1_ENABLE_OVRD               | AUX1_ENABLE_OVRD_VAL         |
| 31         | 49          | IOC_PAD_SCENARIO_OVRD     | R/W        | -                            |                              |                              |                              |                             | PADS_INT2_CFG_OVRD                | PADS_INT2_CFG_OVRD_VAL         |                              |
| 32         | 50          | DRIVE_CONFIG0             | R/W        | -                            | PADS_I2C_SLEW                |                              |                              | PADS_SPI_SLEW               |                                   |                                | -                            |
| 33         | 51          | DRIVE_CONFIG1             | R/W        | -                            |                              | PADS_I3C_DDR_SLEW            |                              |                             | PADS_I3C_SDR_SLEW                 |                                |                              |
| 34         | 52          | DRIVE_CONFIG2             | R/W        | -                            |                              |                              |                              |                             | PADS_SLEW                         |                                |                              |
| 39         | 57          | INT_APEX_CONFIG0          | R/W        | INT_STATUS_MASK_PIN_EXT2_DET | INT_STATUS_MASK_PIN_FF_DET   | INT_STATUS_MASK_PIN_EXT1_DET | INT_STATUS_MASK_PIN_EXT0_DET | INT_STATUS_MASK_PIN_SIF_DET | INT_STATUS_MASK_PIN_LOW_G_DET     | INT_STATUS_MASK_PIN_HIGH_G_DET | INT_STATUS_MASK_PIN_TAP_DET  |
| 3A         | 58          | INT_APEX_CONFIG1          | R/W        | -                            | INT_STATUS_MASK_PIN_EXT6_DET | INT_STATUS_MASK_PIN_EXT5_DET | INT_STATUS_MASK_PIN_SA_DONE  | -                           | INT_STATUS_MASK_PIN_SELFTEST_DONE | INT_STATUS_MASK_PIN_EXT4_DET   | INT_STATUS_MASK_PIN_EXT3_DET |
| 3B         | 59          | INT_APEX_STATUS0          | R/C        | INT_STATUS_EXT2_DET          | INT_STATUS_FF_DET            | INT_STATUS_EXT1_DET          | INT_STATUS_EXT0_DET          | INT_STATUS_SIF_DET          | INT_STATUS_LOW_G_DET              | INT_STATUS_HIGH_G_DET          | INT_STATUS_TAP_DET           |
| 3C         | 60          | INT_APEX_STATUS1          | R/C        | -                            | INT_STATUS_EXT6_DET          | INT_STATUS_EXT5_DET          | INT_STATUS_SA_DONE           | -                           | INT_STATUS_SELFTEST_DONE          | INT_STATUS_EXT4_DET            | INT_STATUS_EXT3_DET          |
| 44         | 68          | ACCEL_DATA_X1_AUX1        | SYNCR      | ACCEL_DATA_X_AUX1[15:8]      |                              |                              |                              |                             |                                   |                                |                              |
| 45         | 69          | ACCEL_DATA_X0_AUX1        | SYNCR      | ACCEL_DATA_X_AUX1[7:0]       |                              |                              |                              |                             |                                   |                                |                              |
| 46         | 70          | ACCEL_DATA_Y1_AUX1        | SYNCR      | ACCEL_DATA_Y_AUX1[15:8]      |                              |                              |                              |                             |                                   |                                |                              |
| 47         | 71          | ACCEL_DATA_Y0_AUX1        | SYNCR      | ACCEL_DATA_Y_AUX1[7:0]       |                              |                              |                              |                             |                                   |                                |                              |
| 48         | 72          | ACCEL_DATA_Z1_AUX1        | SYNCR      | ACCEL_DATA_Z_AUX1[15:8]      |                              |                              |                              |                             |                                   |                                |                              |
| 49         | 73          | ACCEL_DATA_Z0_AUX1        | SYNCR      | ACCEL_DATA_Z_AUX1[7:0]       |                              |                              |                              |                             |                                   |                                |                              |
| 4A         | 74          | GYRO_DATA_X1_AUX1         | SYNCR      | GYRO_DATA_X_AUX1[15:8]       |                              |                              |                              |                             |                                   |                                |                              |
| 4B         | 75          | GYRO_DATA_X0_AUX1         | SYNCR      | GYRO_DATA_X_AUX1[7:0]        |                              |                              |                              |                             |                                   |                                |                              |
| 4C         | 76          | GYRO_DATA_Y1_AUX1         | SYNCR      | GYRO_DATA_Y_AUX1[15:8]       |                              |                              |                              |                             |                                   |                                |                              |
| 4D         | 77          | GYRO_DATA_Y0_AUX1         | SYNCR      | GYRO_DATA_Y_AUX1[7:0]        |                              |                              |                              |                             |                                   |                                |                              |
| 4E         | 78          | GYRO_DATA_Z1_AUX1         | SYNCR      | GYRO_DATA_Z_AUX1[15:8]       |                              |                              |                              |                             |                                   |                                |                              |
| 4F         | 79          | GYRO_DATA_Z0_AUX1         | SYNCR      | GYRO_DATA_Z_AUX1[7:0]        |                              |                              |                              |                             |                                   |                                |                              |
| 50         | 80          | TEMP_DATA1_AUX1           | SYNCR      | TEMP_DATA_AUX1[15:8]         |                              |                              |                              |                             |                                   |                                |                              |
| 51         | 81          | TEMP_DATA0_AUX1           | SYNCR      | TEMP_DATA_AUX1[7:0]          |                              |                              |                              |                             |                                   |                                |                              |
| 52         | 82          | TMST_FSYNCH_AUX1          | SYNCR      | TMST_FSYNC_DATA_AUX1[15:8]   |                              |                              |                              |                             |                                   |                                |                              |
| 53         | 83          | TMST_FSYNCL_AUX1          | SYNCR      | TMST_FSYNC_DATA_AUX1[7:0]    |                              |                              |                              |                             |                                   |                                |                              |

| Addr (Hex) | Addr (Dec.) | Register Name  | Serial I/F | Bit7                      | Bit6                        | Bit5                      | Bit4                            | Bit3                     | Bit2                 | Bit1                    | Bit0                     |
|------------|-------------|----------------|------------|---------------------------|-----------------------------|---------------------------|---------------------------------|--------------------------|----------------------|-------------------------|--------------------------|
| 54         | 84          | PWR_MGMT_AUX1  | R/W        | -                         |                             |                           |                                 |                          |                      | GYRO_AUX1_EN            | ACCEL_AUX1_EN            |
| 55         | 85          | FS_SEL_AUX1    | R/W        | -                         | GYRO_AUX1_FS_SEL            |                           |                                 |                          | ACCEL_AUX1_FS_SEL    |                         |                          |
| 56         | 86          | INT2_CONFIG0   | R/W        | INT2_STATUS_EN_RESET_DONE | INT2_STATUS_EN_AUX1_AGC_RDY | INT2_STATUS_EN_AP_AGC_RDY | INT2_STATUS_EN_AP_FSYNC         | INT2_STATUS_EN_AUX1_DRDY | INT2_STATUS_EN_DRDY  | INT2_STATUS_EN_FIFO_THS | INT2_STATUS_EN_FIFO_FULL |
| 57         | 87          | INT2_CONFIG1   | R/W        | -                         | INT2_STATUS_EN_APEX_EVENT   | INT2_STATUS_EN_I2CM_DONE  | INT2_STATUS_EN_I3C_PROTOCOL_ERR | INT2_STATUS_EN_WOM_Z     | INT2_STATUS_EN_WOM_Y | INT2_STATUS_EN_WOM_X    | INT2_STATUS_EN_PLL_RDY   |
| 58         | 88          | INT2_CONFIG2   | R/W        | -                         |                             |                           |                                 |                          | INT2_DRIVE           | INT2_MODE               | INT2_POLARITY            |
| 59         | 89          | INT2_STATUS0   | R/C        | INT2_STATUS_RESET_DONE    | INT2_STATUS_AUX1_AGC_RDY    | INT2_STATUS_AP_AGC_RDY    | INT2_STATUS_AP_FSYNC            | INT2_STATUS_AUX1_DRDY    | INT2_STATUS_DRDY     | INT2_STATUS_FIFO_THS    | INT2_STATUS_FIFO_FULL    |
| 5A         | 90          | INT2_STATUS1   | R/C        | -                         | INT2_STATUS_APEX_EVENT      | INT2_STATUS_I2CM_DONE     | INT2_STATUS_I3C_PROTOCOL_ERR    | INT2_STATUS_WOM_Z        | INT2_STATUS_WOM_Y    | INT2_STATUS_WOM_X       | INT2_STATUS_PLL_RDY      |
| 72         | 114         | WHO_AM_I       | R          | WHOAMI                    |                             |                           |                                 |                          |                      |                         |                          |
| 73         | 115         | REG_HOST_MSG   | R/W        | -                         |                             | EDMP_ON_DEMAND_EN         | -                               |                          |                      |                         | TESTOPENABLE             |
| 7C         | 124         | IREG_ADDR_15_8 | R/W        | IREG_ADDR_15_8            |                             |                           |                                 |                          |                      |                         |                          |
| 7D         | 125         | IREG_ADDR_7_0  | R/W        | IREG_ADDR_7_0             |                             |                           |                                 |                          |                      |                         |                          |
| 7E         | 126         | IREG_DATA      | R/W        | IREG_DATA                 |                             |                           |                                 |                          |                      |                         |                          |
| 7F         | 127         | REG_MISC2      | R/W        | -                         |                             |                           |                                 |                          |                      | SOFT_RST                | IREG_DONE                |

## 15.2 USER BANK IMEM\_SRAM REGISTER MAP

| Addr (Hex) | Addr (Dec.) | Register Name    | Serial I/F | Bit7                     | Bit6 | Bit5 | Bit4 | Bit3                      | Bit2 | Bit1 | Bit0 |
|------------|-------------|------------------|------------|--------------------------|------|------|------|---------------------------|------|------|------|
| 00         | 00          | IMEM_SRAM_REG_0  | R/W        | GYRO_X_STR_FT[7:0]       |      |      |      |                           |      |      |      |
| 01         | 01          | IMEM_SRAM_REG_1  | R/W        | GYRO_X_STR_FT[15:8]      |      |      |      |                           |      |      |      |
| 02         | 02          | IMEM_SRAM_REG_2  | R/W        | GYRO_Y_STR_FT[7:0]       |      |      |      |                           |      |      |      |
| 03         | 03          | IMEM_SRAM_REG_3  | R/W        | GYRO_Y_STR_FT[15:8]      |      |      |      |                           |      |      |      |
| 04         | 04          | IMEM_SRAM_REG_4  | R/W        | GYRO_Z_STR_FT[7:0]       |      |      |      |                           |      |      |      |
| 05         | 05          | IMEM_SRAM_REG_5  | R/W        | GYRO_Z_STR_FT[15:8]      |      |      |      |                           |      |      |      |
| 06         | 06          | IMEM_SRAM_REG_6  | R/W        | GYRO_X_CMOS_GAIN_FT[7:0] |      |      |      |                           |      |      |      |
| 07         | 07          | IMEM_SRAM_REG_7  | R/W        | -                        |      |      |      | GYRO_X_CMOS_GAIN_FT[11:8] |      |      |      |
| 08         | 08          | IMEM_SRAM_REG_8  | R/W        | GYRO_Y_CMOS_GAIN_FT[7:0] |      |      |      |                           |      |      |      |
| 09         | 09          | IMEM_SRAM_REG_9  | R/W        | -                        |      |      |      | GYRO_Y_CMOS_GAIN_FT[11:8] |      |      |      |
| 0A         | 10          | IMEM_SRAM_REG_10 | R/W        | GYRO_Z_CMOS_GAIN_FT[7:0] |      |      |      |                           |      |      |      |
| 0B         | 11          | IMEM_SRAM_REG_11 | R/W        | -                        |      |      |      | GYRO_Z_CMOS_GAIN_FT[11:8] |      |      |      |
| 0C         | 12          | IMEM_SRAM_REG_12 | R/W        | ACCEL_X_STR_FT[7:0]      |      |      |      |                           |      |      |      |
| 0D         | 13          | IMEM_SRAM_REG_13 | R/W        | ACCEL_X_STR_FT[15:8]     |      |      |      |                           |      |      |      |
| 0E         | 14          | IMEM_SRAM_REG_14 | R/W        | ACCEL_Y_STR_FT[7:0]      |      |      |      |                           |      |      |      |
| 0F         | 15          | IMEM_SRAM_REG_15 | R/W        | ACCEL_Y_STR_FT[15:8]     |      |      |      |                           |      |      |      |
| 10         | 16          | IMEM_SRAM_REG_16 | R/W        | ACCEL_Z_STR_FT[7:0]      |      |      |      |                           |      |      |      |
| 11         | 17          | IMEM_SRAM_REG_17 | R/W        | ACCEL_Z_STR_FT[15:8]     |      |      |      |                           |      |      |      |

## 15.3 USER BANK IMEM\_SRAM\_APEX REGISTER MAP

| Addr (Hex) | Addr (Dec.) | Register Name          | Serial I/F | Bit7                                   | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------------|-------------|------------------------|------------|----------------------------------------|------|------|------|------|------|------|------|
| 04         | 04          | IMEM_SRAM_APEX_REG_4   | R/W        | ONDEMAND_DYNAMIC_SERVICE_REQUEST[7:0]  |      |      |      |      |      |      |      |
| 05         | 05          | IMEM_SRAM_APEX_REG_5   | R/W        | USE_CASE_BITMASK[7:0]                  |      |      |      |      |      |      |      |
| 07         | 07          | IMEM_SRAM_APEX_REG_7   | R/W        | TAP_NUM[7:0]                           |      |      |      |      |      |      |      |
| 08         | 08          | IMEM_SRAM_APEX_REG_8   | R/W        | TAP_AXIS[7:0]                          |      |      |      |      |      |      |      |
| 09         | 09          | IMEM_SRAM_APEX_REG_9   | R/W        | TAP_DIR[7:0]                           |      |      |      |      |      |      |      |
| 40         | 64          | IMEM_SRAM_APEX_REG_64  | R/W        | POWER_SAVE_TIME[7:0]                   |      |      |      |      |      |      |      |
| 41         | 65          | IMEM_SRAM_APEX_REG_65  | R/W        | POWER_SAVE_TIME[15:8]                  |      |      |      |      |      |      |      |
| 42         | 66          | IMEM_SRAM_APEX_REG_66  | R/W        | POWER_SAVE_TIME[23:16]                 |      |      |      |      |      |      |      |
| 43         | 67          | IMEM_SRAM_APEX_REG_67  | R/W        | POWER_SAVE_TIME[31:24]                 |      |      |      |      |      |      |      |
| 118        | 280         | IMEM_SRAM_APEX_REG_280 | R/W        | ONDEMAND_STATIC_SERVICE_REQUEST[7:0]   |      |      |      |      |      |      |      |
| 119        | 281         | IMEM_SRAM_APEX_REG_281 | R/W        | ONDEMAND_STATIC_SERVICE_REQUEST[15:8]  |      |      |      |      |      |      |      |
| 11A        | 282         | IMEM_SRAM_APEX_REG_282 | R/W        | ONDEMAND_STATIC_SERVICE_REQUEST[23:16] |      |      |      |      |      |      |      |
| 11B        | 283         | IMEM_SRAM_APEX_REG_283 | R/W        | ONDEMAND_STATIC_SERVICE_REQUEST[31:24] |      |      |      |      |      |      |      |
| 11C        | 284         | IMEM_SRAM_APEX_REG_284 | R/W        | ONDEMAND_MEMSET_ADDR[7:0]              |      |      |      |      |      |      |      |
| 11D        | 285         | IMEM_SRAM_APEX_REG_285 | R/W        | ONDEMAND_MEMSET_ADDR[15:8]             |      |      |      |      |      |      |      |
| 11E        | 286         | IMEM_SRAM_APEX_REG_286 | R/W        | ONDEMAND_MEMSET_VALUE[7:0]             |      |      |      |      |      |      |      |
| 120        | 288         | IMEM_SRAM_APEX_REG_288 | R/W        | ONDEMAND_MEMSET_SIZE[7:0]              |      |      |      |      |      |      |      |
| 121        | 289         | IMEM_SRAM_APEX_REG_289 | R/W        | ONDEMAND_MEMSET_SIZE[15:8]             |      |      |      |      |      |      |      |
| 138        | 312         | IMEM_SRAM_APEX_REG_312 | R/W        | SIF_PDR_PARTITION[7:0]                 |      |      |      |      |      |      |      |
| 139        | 313         | IMEM_SRAM_APEX_REG_313 | R/W        | SIF_PDR_PARTITION[15:8]                |      |      |      |      |      |      |      |
| 13A        | 314         | IMEM_SRAM_APEX_REG_314 | R/W        | SIF_PDR_PARTITION[23:16]               |      |      |      |      |      |      |      |
| 13B        | 315         | IMEM_SRAM_APEX_REG_315 | R/W        | SIF_PDR_PARTITION[31:24]               |      |      |      |      |      |      |      |
| 154        | 340         | IMEM_SRAM_APEX_REG_340 | R/W        | GAF_PDR_PARTITION[7:0]                 |      |      |      |      |      |      |      |
| 155        | 341         | IMEM_SRAM_APEX_REG_341 | R/W        | GAF_PDR_PARTITION[15:8]                |      |      |      |      |      |      |      |
| 156        | 342         | IMEM_SRAM_APEX_REG_342 | R/W        | GAF_PDR_PARTITION[23:16]               |      |      |      |      |      |      |      |
| 157        | 343         | IMEM_SRAM_APEX_REG_343 | R/W        | GAF_PDR_PARTITION[31:24]               |      |      |      |      |      |      |      |
| 188        | 392         | IMEM_SRAM_APEX_REG_392 | R/W        | DMP_ODR_LAST_INIT[7:0]                 |      |      |      |      |      |      |      |
| 189        | 393         | IMEM_SRAM_APEX_REG_393 | R/W        | DMP_ODR_LAST_INIT[15:8]                |      |      |      |      |      |      |      |
| 18A        | 394         | IMEM_SRAM_APEX_REG_394 | R/W        | DMP_ODR_LAST_INIT[23:16]               |      |      |      |      |      |      |      |
| 18B        | 395         | IMEM_SRAM_APEX_REG_395 | R/W        | DMP_ODR_LAST_INIT[31:24]               |      |      |      |      |      |      |      |
| 1AC        | 428         | IMEM_SRAM_APEX_REG_428 | R/W        | GLOBAL_MOUNTING_MATRIX[7:0]            |      |      |      |      |      |      |      |
| 1AD        | 429         | IMEM_SRAM_APEX_REG_429 | R/W        | GLOBAL_MOUNTING_MATRIX[15:8]           |      |      |      |      |      |      |      |
| 1AE        | 430         | IMEM_SRAM_APEX_REG_430 | R/W        | GLOBAL_MOUNTING_MATRIX[23:16]          |      |      |      |      |      |      |      |
| 1AF        | 431         | IMEM_SRAM_APEX_REG_431 | R/W        | GLOBAL_MOUNTING_MATRIX[31:24]          |      |      |      |      |      |      |      |
| 1B0        | 432         | IMEM_SRAM_APEX_REG_432 | R/W        | GLOBAL_MOUNTING_MATRIX[39:32]          |      |      |      |      |      |      |      |
| 1B1        | 433         | IMEM_SRAM_APEX_REG_433 | R/W        | GLOBAL_MOUNTING_MATRIX[47:40]          |      |      |      |      |      |      |      |
| 1B2        | 434         | IMEM_SRAM_APEX_REG_434 | R/W        | GLOBAL_MOUNTING_MATRIX[55:48]          |      |      |      |      |      |      |      |
| 1B3        | 435         | IMEM_SRAM_APEX_REG_435 | R/W        | GLOBAL_MOUNTING_MATRIX[63:56]          |      |      |      |      |      |      |      |
| 1B4        | 436         | IMEM_SRAM_APEX_REG_436 | R/W        | GLOBAL_MOUNTING_MATRIX[71:64]          |      |      |      |      |      |      |      |
| 1B5        | 437         | IMEM_SRAM_APEX_REG_437 | R/W        | GLOBAL_MOUNTING_MATRIX[79:72]          |      |      |      |      |      |      |      |
| 1B6        | 438         | IMEM_SRAM_APEX_REG_438 | R/W        | GLOBAL_MOUNTING_MATRIX[87:80]          |      |      |      |      |      |      |      |
| 1B7        | 439         | IMEM_SRAM_APEX_REG_439 | R/W        | GLOBAL_MOUNTING_MATRIX[95:88]          |      |      |      |      |      |      |      |
| 1B8        | 440         | IMEM_SRAM_APEX_REG_440 | R/W        | GLOBAL_MOUNTING_MATRIX[103:96]         |      |      |      |      |      |      |      |
| 1B9        | 441         | IMEM_SRAM_APEX_REG_441 | R/W        | GLOBAL_MOUNTING_MATRIX[111:104]        |      |      |      |      |      |      |      |
| 1BA        | 442         | IMEM_SRAM_APEX_REG_442 | R/W        | GLOBAL_MOUNTING_MATRIX[119:112]        |      |      |      |      |      |      |      |
| 1BB        | 443         | IMEM_SRAM_APEX_REG_443 | R/W        | GLOBAL_MOUNTING_MATRIX[127:120]        |      |      |      |      |      |      |      |
| 1BC        | 444         | IMEM_SRAM_APEX_REG_444 | R/W        | GLOBAL_MOUNTING_MATRIX[135:128]        |      |      |      |      |      |      |      |
| 1BD        | 445         | IMEM_SRAM_APEX_REG_445 | R/W        | GLOBAL_MOUNTING_MATRIX[143:136]        |      |      |      |      |      |      |      |
| 1BE        | 446         | IMEM_SRAM_APEX_REG_446 | R/W        | GAF_MODE[7:0]                          |      |      |      |      |      |      |      |
| 1C1        | 449         | IMEM_SRAM_APEX_REG_449 | R/W        | GAF_ONDEMAND_MRM_REQUEST[7:0]          |      |      |      |      |      |      |      |

| Addr (Hex) | Addr (Dec.) | Register Name          | Serial I/F | Bit7                                    | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------------|-------------|------------------------|------------|-----------------------------------------|------|------|------|------|------|------|------|
| 202        | 514         | IMEM_SRAM_APEX_REG_514 | R/W        | FF_DURATION[7:0]                        |      |      |      |      |      |      |      |
| 203        | 515         | IMEM_SRAM_APEX_REG_515 | R/W        | FF_DURATION[15:8]                       |      |      |      |      |      |      |      |
| 208        | 520         | IMEM_SRAM_APEX_REG_520 | R/W        | FF_MIN_DURATION[7:0]                    |      |      |      |      |      |      |      |
| 209        | 521         | IMEM_SRAM_APEX_REG_521 | R/W        | FF_MIN_DURATION[15:8]                   |      |      |      |      |      |      |      |
| 20A        | 522         | IMEM_SRAM_APEX_REG_522 | R/W        | FF_MIN_DURATION[23:16]                  |      |      |      |      |      |      |      |
| 20B        | 523         | IMEM_SRAM_APEX_REG_523 | R/W        | FF_MIN_DURATION[31:24]                  |      |      |      |      |      |      |      |
| 20C        | 524         | IMEM_SRAM_APEX_REG_524 | R/W        | FF_MAX_DURATION[7:0]                    |      |      |      |      |      |      |      |
| 20D        | 525         | IMEM_SRAM_APEX_REG_525 | R/W        | FF_MAX_DURATION[15:8]                   |      |      |      |      |      |      |      |
| 20E        | 526         | IMEM_SRAM_APEX_REG_526 | R/W        | FF_MAX_DURATION[23:16]                  |      |      |      |      |      |      |      |
| 20F        | 527         | IMEM_SRAM_APEX_REG_527 | R/W        | FF_MAX_DURATION[31:24]                  |      |      |      |      |      |      |      |
| 210        | 528         | IMEM_SRAM_APEX_REG_528 | R/W        | FF_DEBOUNCE_DURATION[7:0]               |      |      |      |      |      |      |      |
| 211        | 529         | IMEM_SRAM_APEX_REG_529 | R/W        | FF_DEBOUNCE_DURATION[15:8]              |      |      |      |      |      |      |      |
| 212        | 530         | IMEM_SRAM_APEX_REG_530 | R/W        | FF_DEBOUNCE_DURATION[23:16]             |      |      |      |      |      |      |      |
| 213        | 531         | IMEM_SRAM_APEX_REG_531 | R/W        | FF_DEBOUNCE_DURATION[31:24]             |      |      |      |      |      |      |      |
| 218        | 536         | IMEM_SRAM_APEX_REG_536 | R/W        | HIGHG_PEAK_TH[7:0]                      |      |      |      |      |      |      |      |
| 219        | 537         | IMEM_SRAM_APEX_REG_537 | R/W        | HIGHG_PEAK_TH[15:8]                     |      |      |      |      |      |      |      |
| 21A        | 538         | IMEM_SRAM_APEX_REG_538 | R/W        | HIGHG_PEAK_TH_HYST[7:0]                 |      |      |      |      |      |      |      |
| 21B        | 539         | IMEM_SRAM_APEX_REG_539 | R/W        | HIGHG_PEAK_TH_HYST[15:8]                |      |      |      |      |      |      |      |
| 21C        | 540         | IMEM_SRAM_APEX_REG_540 | R/W        | HIGHG_TIME_TH[7:0]                      |      |      |      |      |      |      |      |
| 21D        | 541         | IMEM_SRAM_APEX_REG_541 | R/W        | HIGHG_TIME_TH[15:8]                     |      |      |      |      |      |      |      |
| 224        | 548         | IMEM_SRAM_APEX_REG_548 | R/W        | LOWG_PEAK_TH[7:0]                       |      |      |      |      |      |      |      |
| 225        | 549         | IMEM_SRAM_APEX_REG_549 | R/W        | LOWG_PEAK_TH[15:8]                      |      |      |      |      |      |      |      |
| 226        | 550         | IMEM_SRAM_APEX_REG_550 | R/W        | LOWG_PEAK_TH_HYST[7:0]                  |      |      |      |      |      |      |      |
| 227        | 551         | IMEM_SRAM_APEX_REG_551 | R/W        | LOWG_PEAK_TH_HYST[15:8]                 |      |      |      |      |      |      |      |
| 228        | 552         | IMEM_SRAM_APEX_REG_552 | R/W        | LOWG_TIME_TH[7:0]                       |      |      |      |      |      |      |      |
| 229        | 553         | IMEM_SRAM_APEX_REG_553 | R/W        | LOWG_TIME_TH[15:8]                      |      |      |      |      |      |      |      |
| 230        | 560         | IMEM_SRAM_APEX_REG_560 | R/W        | TAP_MIN_JERK[7:0]                       |      |      |      |      |      |      |      |
| 231        | 561         | IMEM_SRAM_APEX_REG_561 | R/W        | TAP_MIN_JERK[15:8]                      |      |      |      |      |      |      |      |
| 232        | 562         | IMEM_SRAM_APEX_REG_562 | R/W        | TAP_TMAX[7:0]                           |      |      |      |      |      |      |      |
| 233        | 563         | IMEM_SRAM_APEX_REG_563 | R/W        | TAP_TMAX[15:8]                          |      |      |      |      |      |      |      |
| 234        | 564         | IMEM_SRAM_APEX_REG_564 | R/W        | TAP_TMIN[7:0]                           |      |      |      |      |      |      |      |
| 235        | 565         | IMEM_SRAM_APEX_REG_565 | R/W        | TAP_SMUDGE_REJECT_THR[7:0]              |      |      |      |      |      |      |      |
| 236        | 566         | IMEM_SRAM_APEX_REG_566 | R/W        | TAP_MAX_PEAK_TOL[7:0]                   |      |      |      |      |      |      |      |
| 237        | 567         | IMEM_SRAM_APEX_REG_567 | R/W        | TAP_TAVG[7:0]                           |      |      |      |      |      |      |      |
| 238        | 568         | IMEM_SRAM_APEX_REG_568 | R/W        | TAP_ODR[7:0]                            |      |      |      |      |      |      |      |
| 239        | 569         | IMEM_SRAM_APEX_REG_569 | R/W        | TAP_MAX[7:0]                            |      |      |      |      |      |      |      |
| 23A        | 570         | IMEM_SRAM_APEX_REG_570 | R/W        | TAP_MIN[7:0]                            |      |      |      |      |      |      |      |
| 264        | 612         | IMEM_SRAM_APEX_REG_612 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[7:0]     |      |      |      |      |      |      |      |
| 265        | 613         | IMEM_SRAM_APEX_REG_613 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[15:8]    |      |      |      |      |      |      |      |
| 266        | 614         | IMEM_SRAM_APEX_REG_614 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[23:16]   |      |      |      |      |      |      |      |
| 267        | 615         | IMEM_SRAM_APEX_REG_615 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[31:24]   |      |      |      |      |      |      |      |
| 268        | 616         | IMEM_SRAM_APEX_REG_616 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[39:32]   |      |      |      |      |      |      |      |
| 269        | 617         | IMEM_SRAM_APEX_REG_617 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[47:40]   |      |      |      |      |      |      |      |
| 26A        | 618         | IMEM_SRAM_APEX_REG_618 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[55:48]   |      |      |      |      |      |      |      |
| 26B        | 619         | IMEM_SRAM_APEX_REG_619 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[63:56]   |      |      |      |      |      |      |      |
| 26C        | 620         | IMEM_SRAM_APEX_REG_620 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[71:64]   |      |      |      |      |      |      |      |
| 26D        | 621         | IMEM_SRAM_APEX_REG_621 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[79:72]   |      |      |      |      |      |      |      |
| 26E        | 622         | IMEM_SRAM_APEX_REG_622 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[87:80]   |      |      |      |      |      |      |      |
| 26F        | 623         | IMEM_SRAM_APEX_REG_623 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[95:88]   |      |      |      |      |      |      |      |
| 270        | 624         | IMEM_SRAM_APEX_REG_624 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[103:96]  |      |      |      |      |      |      |      |
| 271        | 625         | IMEM_SRAM_APEX_REG_625 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[111:104] |      |      |      |      |      |      |      |

| Addr (Hex) | Addr (Dec.) | Register Name          | Serial I/F | Bit7                                                 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------------|-------------|------------------------|------------|------------------------------------------------------|------|------|------|------|------|------|------|
| 272        | 626         | IMEM_SRAM_APEX_REG_626 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[119:112]              |      |      |      |      |      |      |      |
| 273        | 627         | IMEM_SRAM_APEX_REG_627 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[127:120]              |      |      |      |      |      |      |      |
| 274        | 628         | IMEM_SRAM_APEX_REG_628 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[135:128]              |      |      |      |      |      |      |      |
| 275        | 629         | IMEM_SRAM_APEX_REG_629 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[143:136]              |      |      |      |      |      |      |      |
| 276        | 630         | IMEM_SRAM_APEX_REG_630 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[151:144]              |      |      |      |      |      |      |      |
| 277        | 631         | IMEM_SRAM_APEX_REG_631 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[159:152]              |      |      |      |      |      |      |      |
| 278        | 632         | IMEM_SRAM_APEX_REG_632 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[167:160]              |      |      |      |      |      |      |      |
| 279        | 633         | IMEM_SRAM_APEX_REG_633 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[175:168]              |      |      |      |      |      |      |      |
| 27A        | 634         | IMEM_SRAM_APEX_REG_634 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[183:176]              |      |      |      |      |      |      |      |
| 27B        | 635         | IMEM_SRAM_APEX_REG_635 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[191:184]              |      |      |      |      |      |      |      |
| 27C        | 636         | IMEM_SRAM_APEX_REG_636 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[199:192]              |      |      |      |      |      |      |      |
| 27D        | 637         | IMEM_SRAM_APEX_REG_637 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[207:200]              |      |      |      |      |      |      |      |
| 27E        | 638         | IMEM_SRAM_APEX_REG_638 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[215:208]              |      |      |      |      |      |      |      |
| 27F        | 639         | IMEM_SRAM_APEX_REG_639 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[223:216]              |      |      |      |      |      |      |      |
| 280        | 640         | IMEM_SRAM_APEX_REG_640 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[231:224]              |      |      |      |      |      |      |      |
| 281        | 641         | IMEM_SRAM_APEX_REG_641 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[239:232]              |      |      |      |      |      |      |      |
| 282        | 642         | IMEM_SRAM_APEX_REG_642 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[247:240]              |      |      |      |      |      |      |      |
| 283        | 643         | IMEM_SRAM_APEX_REG_643 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[255:248]              |      |      |      |      |      |      |      |
| 284        | 644         | IMEM_SRAM_APEX_REG_644 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[263:256]              |      |      |      |      |      |      |      |
| 285        | 645         | IMEM_SRAM_APEX_REG_645 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[271:264]              |      |      |      |      |      |      |      |
| 286        | 646         | IMEM_SRAM_APEX_REG_646 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[279:272]              |      |      |      |      |      |      |      |
| 287        | 647         | IMEM_SRAM_APEX_REG_647 | R/W        | GAF_CONFIG_MAG_SOFTIRON_MATRIX[287:280]              |      |      |      |      |      |      |      |
| 288        | 648         | IMEM_SRAM_APEX_REG_648 | R/W        | GAF_CONFIG_ACC_ODR_US[7:0]                           |      |      |      |      |      |      |      |
| 289        | 649         | IMEM_SRAM_APEX_REG_649 | R/W        | GAF_CONFIG_ACC_ODR_US[15:8]                          |      |      |      |      |      |      |      |
| 28A        | 650         | IMEM_SRAM_APEX_REG_650 | R/W        | GAF_CONFIG_ACC_ODR_US[23:16]                         |      |      |      |      |      |      |      |
| 28B        | 651         | IMEM_SRAM_APEX_REG_651 | R/W        | GAF_CONFIG_ACC_ODR_US[31:24]                         |      |      |      |      |      |      |      |
| 28C        | 652         | IMEM_SRAM_APEX_REG_652 | R/W        | GAF_CONFIG_GYR_ODR_US[7:0]                           |      |      |      |      |      |      |      |
| 28D        | 653         | IMEM_SRAM_APEX_REG_653 | R/W        | GAF_CONFIG_GYR_ODR_US[15:8]                          |      |      |      |      |      |      |      |
| 28E        | 654         | IMEM_SRAM_APEX_REG_654 | R/W        | GAF_CONFIG_GYR_ODR_US[23:16]                         |      |      |      |      |      |      |      |
| 28F        | 655         | IMEM_SRAM_APEX_REG_655 | R/W        | GAF_CONFIG_GYR_ODR_US[31:24]                         |      |      |      |      |      |      |      |
| 290        | 656         | IMEM_SRAM_APEX_REG_656 | R/W        | GAF_CONFIG_ACC_PDR_US[7:0]                           |      |      |      |      |      |      |      |
| 291        | 657         | IMEM_SRAM_APEX_REG_657 | R/W        | GAF_CONFIG_ACC_PDR_US[15:8]                          |      |      |      |      |      |      |      |
| 292        | 658         | IMEM_SRAM_APEX_REG_658 | R/W        | GAF_CONFIG_ACC_PDR_US[23:16]                         |      |      |      |      |      |      |      |
| 293        | 659         | IMEM_SRAM_APEX_REG_659 | R/W        | GAF_CONFIG_ACC_PDR_US[31:24]                         |      |      |      |      |      |      |      |
| 294        | 660         | IMEM_SRAM_APEX_REG_660 | R/W        | GAF_CONFIG_GYR_PDR_US[7:0]                           |      |      |      |      |      |      |      |
| 295        | 661         | IMEM_SRAM_APEX_REG_661 | R/W        | GAF_CONFIG_GYR_PDR_US[15:8]                          |      |      |      |      |      |      |      |
| 296        | 662         | IMEM_SRAM_APEX_REG_662 | R/W        | GAF_CONFIG_GYR_PDR_US[23:16]                         |      |      |      |      |      |      |      |
| 297        | 663         | IMEM_SRAM_APEX_REG_663 | R/W        | GAF_CONFIG_GYR_PDR_US[31:24]                         |      |      |      |      |      |      |      |
| 298        | 664         | IMEM_SRAM_APEX_REG_664 | R/W        | GAF_CONFIG_STATIONARY_ANGLE_DURATION_US[7:0]         |      |      |      |      |      |      |      |
| 299        | 665         | IMEM_SRAM_APEX_REG_665 | R/W        | GAF_CONFIG_STATIONARY_ANGLE_DURATION_US[15:8]        |      |      |      |      |      |      |      |
| 29A        | 666         | IMEM_SRAM_APEX_REG_666 | R/W        | GAF_CONFIG_STATIONARY_ANGLE_DURATION_US[23:16]       |      |      |      |      |      |      |      |
| 29B        | 667         | IMEM_SRAM_APEX_REG_667 | R/W        | GAF_CONFIG_STATIONARY_ANGLE_DURATION_US[31:24]       |      |      |      |      |      |      |      |
| 29C        | 668         | IMEM_SRAM_APEX_REG_668 | R/W        | GAF_CONFIG_STATIONARY_ANGLE_THRESHOLD_DEG_Q16[7:0]   |      |      |      |      |      |      |      |
| 29D        | 669         | IMEM_SRAM_APEX_REG_669 | R/W        | GAF_CONFIG_STATIONARY_ANGLE_THRESHOLD_DEG_Q16[15:8]  |      |      |      |      |      |      |      |
| 29E        | 670         | IMEM_SRAM_APEX_REG_670 | R/W        | GAF_CONFIG_STATIONARY_ANGLE_THRESHOLD_DEG_Q16[23:16] |      |      |      |      |      |      |      |
| 29F        | 671         | IMEM_SRAM_APEX_REG_671 | R/W        | GAF_CONFIG_STATIONARY_ANGLE_THRESHOLD_DEG_Q16[31:24] |      |      |      |      |      |      |      |
| 2A0        | 672         | IMEM_SRAM_APEX_REG_672 | R/W        | GAF_CONFIG_FUS_LOW_SPEED_DRIFT_ROLL_PITCH[7:0]       |      |      |      |      |      |      |      |
| 2A1        | 673         | IMEM_SRAM_APEX_REG_673 | R/W        | GAF_CONFIG_FUS_LOW_SPEED_DRIFT_ROLL_PITCH[15:8]      |      |      |      |      |      |      |      |
| 2A2        | 674         | IMEM_SRAM_APEX_REG_674 | R/W        | GAF_CONFIG_FUS_LOW_SPEED_DRIFT_ROLL_PITCH[23:16]     |      |      |      |      |      |      |      |
| 2A3        | 675         | IMEM_SRAM_APEX_REG_675 | R/W        | GAF_CONFIG_FUS_LOW_SPEED_DRIFT_ROLL_PITCH[31:24]     |      |      |      |      |      |      |      |
| 2A4        | 676         | IMEM_SRAM_APEX_REG_676 | R/W        | GAF_CONFIG_FUS_LOW_SPEED_DRIFT_YAW[7:0]              |      |      |      |      |      |      |      |

| Addr (Hex) | Addr (Dec.) | Register Name           | Serial I/F | Bit7                                                 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------------|-------------|-------------------------|------------|------------------------------------------------------|------|------|------|------|------|------|------|
| 2A5        | 677         | IMEM_SRAM_APEX_REG_677  | R/W        | GAF_CONFIG_FUS_LOW_SPEED_DRIFT_YAW[15:8]             |      |      |      |      |      |      |      |
| 2A6        | 678         | IMEM_SRAM_APEX_REG_678  | R/W        | GAF_CONFIG_FUS_LOW_SPEED_DRIFT_YAW[23:16]            |      |      |      |      |      |      |      |
| 2A7        | 679         | IMEM_SRAM_APEX_REG_679  | R/W        | GAF_CONFIG_FUS_LOW_SPEED_DRIFT_YAW[31:24]            |      |      |      |      |      |      |      |
| 2AC        | 684         | IMEM_SRAM_APEX_REG_684  | R/W        | GAF_CONFIG_PLL_CLOCK_VARIATION[7:0]                  |      |      |      |      |      |      |      |
| 2AD        | 685         | IMEM_SRAM_APEX_REG_685  | R/W        | GAF_CONFIG_STATIONARY_ANGLE_ENABLE[7:0]              |      |      |      |      |      |      |      |
| 2AE        | 686         | IMEM_SRAM_APEX_REG_686  | R/W        | GAF_CONFIG_RUN_SPHERICAL[7:0]                        |      |      |      |      |      |      |      |
| 4A0        | 1184        | IMEM_SRAM_APEX_REG_1184 | R/W        | GAF_CONFIG_GYR_DT_US[7:0]                            |      |      |      |      |      |      |      |
| 4A1        | 1185        | IMEM_SRAM_APEX_REG_1185 | R/W        | GAF_CONFIG_GYR_DT_US[15:8]                           |      |      |      |      |      |      |      |
| 4A2        | 1186        | IMEM_SRAM_APEX_REG_1186 | R/W        | GAF_CONFIG_GYR_DT_US[23:16]                          |      |      |      |      |      |      |      |
| 4A3        | 1187        | IMEM_SRAM_APEX_REG_1187 | R/W        | GAF_CONFIG_GYR_DT_US[31:24]                          |      |      |      |      |      |      |      |
| 4A8        | 1192        | IMEM_SRAM_APEX_REG_1192 | R/W        | GAF_CONFIG_MAG_DT_US[7:0]                            |      |      |      |      |      |      |      |
| 4A9        | 1193        | IMEM_SRAM_APEX_REG_1193 | R/W        | GAF_CONFIG_MAG_DT_US[15:8]                           |      |      |      |      |      |      |      |
| 4AA        | 1194        | IMEM_SRAM_APEX_REG_1194 | R/W        | GAF_CONFIG_MAG_DT_US[23:16]                          |      |      |      |      |      |      |      |
| 4AB        | 1195        | IMEM_SRAM_APEX_REG_1195 | R/W        | GAF_CONFIG_MAG_DT_US[31:24]                          |      |      |      |      |      |      |      |
| 4B8        | 1208        | IMEM_SRAM_APEX_REG_1208 | R/W        | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_MAG[7:0]       |      |      |      |      |      |      |      |
| 4B9        | 1209        | IMEM_SRAM_APEX_REG_1209 | R/W        | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_MAG[15:8]      |      |      |      |      |      |      |      |
| 4BA        | 1210        | IMEM_SRAM_APEX_REG_1210 | R/W        | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_MAG[23:16]     |      |      |      |      |      |      |      |
| 4BB        | 1211        | IMEM_SRAM_APEX_REG_1211 | R/W        | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_MAG[31:24]     |      |      |      |      |      |      |      |
| 4BC        | 1212        | IMEM_SRAM_APEX_REG_1212 | R/W        | GAF_CONFIG_FUS_MAG_ANOMALY_REJECTION[7:0]            |      |      |      |      |      |      |      |
| 4BD        | 1213        | IMEM_SRAM_APEX_REG_1213 | R/W        | GAF_CONFIG_FUS_MAG_ANOMALY_REJECTION[15:8]           |      |      |      |      |      |      |      |
| 4BE        | 1214        | IMEM_SRAM_APEX_REG_1214 | R/W        | GAF_CONFIG_FUS_MAG_ANOMALY_REJECTION[23:16]          |      |      |      |      |      |      |      |
| 4BF        | 1215        | IMEM_SRAM_APEX_REG_1215 | R/W        | GAF_CONFIG_FUS_MAG_ANOMALY_REJECTION[31:24]          |      |      |      |      |      |      |      |
| 4C4        | 1220        | IMEM_SRAM_APEX_REG_1220 | R/W        | GAF_CONFIG_MAG_THR_LOCK_ACC[7:0]                     |      |      |      |      |      |      |      |
| 4C5        | 1221        | IMEM_SRAM_APEX_REG_1221 | R/W        | GAF_CONFIG_MAG_THR_LOCK_ACC[15:8]                    |      |      |      |      |      |      |      |
| 4C6        | 1222        | IMEM_SRAM_APEX_REG_1222 | R/W        | GAF_CONFIG_MAG_THR_LOCK_ACC[23:16]                   |      |      |      |      |      |      |      |
| 4C7        | 1223        | IMEM_SRAM_APEX_REG_1223 | R/W        | GAF_CONFIG_MAG_THR_LOCK_ACC[31:24]                   |      |      |      |      |      |      |      |
| 4D0        | 1232        | IMEM_SRAM_APEX_REG_1232 | R/W        | GAF_CONFIG_THRESH_YAW_STOP_CONVERGENCE[7:0]          |      |      |      |      |      |      |      |
| 4D1        | 1233        | IMEM_SRAM_APEX_REG_1233 | R/W        | GAF_CONFIG_THRESH_YAW_STOP_CONVERGENCE[15:8]         |      |      |      |      |      |      |      |
| 4D2        | 1234        | IMEM_SRAM_APEX_REG_1234 | R/W        | GAF_CONFIG_THRESH_YAW_STOP_CONVERGENCE[23:16]        |      |      |      |      |      |      |      |
| 4D3        | 1235        | IMEM_SRAM_APEX_REG_1235 | R/W        | GAF_CONFIG_THRESH_YAW_STOP_CONVERGENCE[31:24]        |      |      |      |      |      |      |      |
| 4D4        | 1236        | IMEM_SRAM_APEX_REG_1236 | R/W        | GAF_CONFIG_THRESH_YAW_SMOOTH_CONVERGENCE[7:0]        |      |      |      |      |      |      |      |
| 4D5        | 1237        | IMEM_SRAM_APEX_REG_1237 | R/W        | GAF_CONFIG_THRESH_YAW_SMOOTH_CONVERGENCE[15:8]       |      |      |      |      |      |      |      |
| 4D6        | 1238        | IMEM_SRAM_APEX_REG_1238 | R/W        | GAF_CONFIG_THRESH_YAW_SMOOTH_CONVERGENCE[23:16]      |      |      |      |      |      |      |      |
| 4D7        | 1239        | IMEM_SRAM_APEX_REG_1239 | R/W        | GAF_CONFIG_THRESH_YAW_SMOOTH_CONVERGENCE[31:24]      |      |      |      |      |      |      |      |
| 4D8        | 1240        | IMEM_SRAM_APEX_REG_1240 | R/W        | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_ACC[7:0]       |      |      |      |      |      |      |      |
| 4D9        | 1241        | IMEM_SRAM_APEX_REG_1241 | R/W        | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_ACC[15:8]      |      |      |      |      |      |      |      |
| 4DA        | 1242        | IMEM_SRAM_APEX_REG_1242 | R/W        | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_ACC[23:16]     |      |      |      |      |      |      |      |
| 4DB        | 1243        | IMEM_SRAM_APEX_REG_1243 | R/W        | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_ACC[31:24]     |      |      |      |      |      |      |      |
| 4F4        | 1268        | IMEM_SRAM_APEX_REG_1268 | R/W        | GAF_CONFIG_FUS_ACCELERATION_REJECTION[7:0]           |      |      |      |      |      |      |      |
| 4F5        | 1269        | IMEM_SRAM_APEX_REG_1269 | R/W        | GAF_CONFIG_FUS_ACCELERATION_REJECTION[15:8]          |      |      |      |      |      |      |      |
| 4F6        | 1270        | IMEM_SRAM_APEX_REG_1270 | R/W        | GAF_CONFIG_FUS_ACCELERATION_REJECTION[23:16]         |      |      |      |      |      |      |      |
| 4F7        | 1271        | IMEM_SRAM_APEX_REG_1271 | R/W        | GAF_CONFIG_FUS_ACCELERATION_REJECTION[31:24]         |      |      |      |      |      |      |      |
| 4F8        | 1272        | IMEM_SRAM_APEX_REG_1272 | R/W        | GAF_CONFIG_FUS_HIGH_SPEED_DRIFT[7:0]                 |      |      |      |      |      |      |      |
| 4F9        | 1273        | IMEM_SRAM_APEX_REG_1273 | R/W        | GAF_CONFIG_FUS_HIGH_SPEED_DRIFT[15:8]                |      |      |      |      |      |      |      |
| 4FA        | 1274        | IMEM_SRAM_APEX_REG_1274 | R/W        | GAF_CONFIG_FUS_HIGH_SPEED_DRIFT[23:16]               |      |      |      |      |      |      |      |
| 4FB        | 1275        | IMEM_SRAM_APEX_REG_1275 | R/W        | GAF_CONFIG_FUS_HIGH_SPEED_DRIFT[31:24]               |      |      |      |      |      |      |      |
| 5BC        | 1468        | IMEM_SRAM_APEX_REG_1468 | R/W        | GAF_SAVED_GYR_ACCURACY[7:0]                          |      |      |      |      |      |      |      |
| 5BD        | 1469        | IMEM_SRAM_APEX_REG_1469 | R/W        | GAF_SAVED_GYR_ACCURACY[15:8]                         |      |      |      |      |      |      |      |
| 5BE        | 1470        | IMEM_SRAM_APEX_REG_1470 | R/W        | GAF_SAVED_GYR_ACCURACY[23:16]                        |      |      |      |      |      |      |      |
| 5BF        | 1471        | IMEM_SRAM_APEX_REG_1471 | R/W        | GAF_SAVED_GYR_ACCURACY[31:24]                        |      |      |      |      |      |      |      |
| 5CC        | 1484        | IMEM_SRAM_APEX_REG_1484 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_STATIONARY_DURATION_US[7:0] |      |      |      |      |      |      |      |

| Addr (Hex) | Addr (Dec.) | Register Name           | Serial I/F | Bit7                                                    | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------------|-------------|-------------------------|------------|---------------------------------------------------------|------|------|------|------|------|------|------|
| 5CD        | 1485        | IMEM_SRAM_APEX_REG_1485 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_STATIONARY_DURATION_US[15:8]   |      |      |      |      |      |      |      |
| 5CE        | 1486        | IMEM_SRAM_APEX_REG_1486 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_STATIONARY_DURATION_US[23:16]  |      |      |      |      |      |      |      |
| 5CF        | 1487        | IMEM_SRAM_APEX_REG_1487 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_STATIONARY_DURATION_US[31:24]  |      |      |      |      |      |      |      |
| 5DC        | 1500        | IMEM_SRAM_APEX_REG_1500 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_THRESHOLD_METRIC2[7:0]         |      |      |      |      |      |      |      |
| 5DD        | 1501        | IMEM_SRAM_APEX_REG_1501 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_THRESHOLD_METRIC2[15:8]        |      |      |      |      |      |      |      |
| 5DE        | 1502        | IMEM_SRAM_APEX_REG_1502 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_THRESHOLD_METRIC2[23:16]       |      |      |      |      |      |      |      |
| 5DF        | 1503        | IMEM_SRAM_APEX_REG_1503 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_THRESHOLD_METRIC2[31:24]       |      |      |      |      |      |      |      |
| 5E0        | 1504        | IMEM_SRAM_APEX_REG_1504 | R/W        | GAF_CONFIG_GYR_BIAS_REJECT_TH[7:0]                      |      |      |      |      |      |      |      |
| 5E1        | 1505        | IMEM_SRAM_APEX_REG_1505 | R/W        | GAF_CONFIG_GYR_BIAS_REJECT_TH[15:8]                     |      |      |      |      |      |      |      |
| 5E2        | 1506        | IMEM_SRAM_APEX_REG_1506 | R/W        | GAF_CONFIG_GYR_BIAS_REJECT_TH[23:16]                    |      |      |      |      |      |      |      |
| 5E3        | 1507        | IMEM_SRAM_APEX_REG_1507 | R/W        | GAF_CONFIG_GYR_BIAS_REJECT_TH[31:24]                    |      |      |      |      |      |      |      |
| 5EC        | 1516        | IMEM_SRAM_APEX_REG_1516 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_THRESHOLD_METRIC1[7:0]         |      |      |      |      |      |      |      |
| 5ED        | 1517        | IMEM_SRAM_APEX_REG_1517 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_THRESHOLD_METRIC1[15:8]        |      |      |      |      |      |      |      |
| 5EE        | 1518        | IMEM_SRAM_APEX_REG_1518 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_THRESHOLD_METRIC1[23:16]       |      |      |      |      |      |      |      |
| 5EF        | 1519        | IMEM_SRAM_APEX_REG_1519 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_THRESHOLD_METRIC1[31:24]       |      |      |      |      |      |      |      |
| 6A0        | 1696        | IMEM_SRAM_APEX_REG_1696 | R/W        | GAF_SAVED_GYR_BIAS_TEMPERATURE_DEG_Q16[7:0]             |      |      |      |      |      |      |      |
| 6A1        | 1697        | IMEM_SRAM_APEX_REG_1697 | R/W        | GAF_SAVED_GYR_BIAS_TEMPERATURE_DEG_Q16[15:8]            |      |      |      |      |      |      |      |
| 6A2        | 1698        | IMEM_SRAM_APEX_REG_1698 | R/W        | GAF_SAVED_GYR_BIAS_TEMPERATURE_DEG_Q16[23:16]           |      |      |      |      |      |      |      |
| 6A3        | 1699        | IMEM_SRAM_APEX_REG_1699 | R/W        | GAF_SAVED_GYR_BIAS_TEMPERATURE_DEG_Q16[31:24]           |      |      |      |      |      |      |      |
| 6B0        | 1712        | IMEM_SRAM_APEX_REG_1712 | R/W        | GAF_CONFIG_ACC_SQUARE_SIN_ANGLE_MOTION_DETECT_TH[7:0]   |      |      |      |      |      |      |      |
| 6B1        | 1713        | IMEM_SRAM_APEX_REG_1713 | R/W        | GAF_CONFIG_ACC_SQUARE_SIN_ANGLE_MOTION_DETECT_TH[15:8]  |      |      |      |      |      |      |      |
| 6B2        | 1714        | IMEM_SRAM_APEX_REG_1714 | R/W        | GAF_CONFIG_ACC_SQUARE_SIN_ANGLE_MOTION_DETECT_TH[23:16] |      |      |      |      |      |      |      |
| 6B3        | 1715        | IMEM_SRAM_APEX_REG_1715 | R/W        | GAF_CONFIG_ACC_SQUARE_SIN_ANGLE_MOTION_DETECT_TH[31:24] |      |      |      |      |      |      |      |
| 6B4        | 1716        | IMEM_SRAM_APEX_REG_1716 | R/W        | GAF_CONFIG_ACC_FILTERING_NPOINTS_LOG2[7:0]              |      |      |      |      |      |      |      |
| 6B5        | 1717        | IMEM_SRAM_APEX_REG_1717 | R/W        | GAF_CONFIG_ACC_FILTERING_NPOINTS_LOG2[15:8]             |      |      |      |      |      |      |      |
| 6B6        | 1718        | IMEM_SRAM_APEX_REG_1718 | R/W        | GAF_CONFIG_ACC_FILTERING_NPOINTS_LOG2[23:16]            |      |      |      |      |      |      |      |
| 6B7        | 1719        | IMEM_SRAM_APEX_REG_1719 | R/W        | GAF_CONFIG_ACC_FILTERING_NPOINTS_LOG2[31:24]            |      |      |      |      |      |      |      |
| 6B8        | 1720        | IMEM_SRAM_APEX_REG_1720 | R/W        | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC1[7:0]        |      |      |      |      |      |      |      |
| 6B9        | 1721        | IMEM_SRAM_APEX_REG_1721 | R/W        | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC1[15:8]       |      |      |      |      |      |      |      |
| 6BA        | 1722        | IMEM_SRAM_APEX_REG_1722 | R/W        | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC1[23:16]      |      |      |      |      |      |      |      |
| 6BB        | 1723        | IMEM_SRAM_APEX_REG_1723 | R/W        | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC1[31:24]      |      |      |      |      |      |      |      |
| 6BC        | 1724        | IMEM_SRAM_APEX_REG_1724 | R/W        | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC2[7:0]        |      |      |      |      |      |      |      |
| 6BD        | 1725        | IMEM_SRAM_APEX_REG_1725 | R/W        | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC2[15:8]       |      |      |      |      |      |      |      |
| 6BE        | 1726        | IMEM_SRAM_APEX_REG_1726 | R/W        | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC2[23:16]      |      |      |      |      |      |      |      |
| 6BF        | 1727        | IMEM_SRAM_APEX_REG_1727 | R/W        | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC2[31:24]      |      |      |      |      |      |      |      |
| 6C0        | 1728        | IMEM_SRAM_APEX_REG_1728 | R/W        | GAF_CONFIG_GOLDEN_BIAS_TIMER[7:0]                       |      |      |      |      |      |      |      |
| 6C1        | 1729        | IMEM_SRAM_APEX_REG_1729 | R/W        | GAF_CONFIG_GOLDEN_BIAS_TIMER[15:8]                      |      |      |      |      |      |      |      |
| 6C2        | 1730        | IMEM_SRAM_APEX_REG_1730 | R/W        | GAF_CONFIG_GOLDEN_BIAS_TIMER[23:16]                     |      |      |      |      |      |      |      |
| 6C3        | 1731        | IMEM_SRAM_APEX_REG_1731 | R/W        | GAF_CONFIG_GOLDEN_BIAS_TIMER[31:24]                     |      |      |      |      |      |      |      |
| 6C4        | 1732        | IMEM_SRAM_APEX_REG_1732 | R/W        | GAF_CONFIG_GOLDEN_BIAS_TEMPERATURE_VALIDITY[7:0]        |      |      |      |      |      |      |      |
| 6C5        | 1733        | IMEM_SRAM_APEX_REG_1733 | R/W        | GAF_CONFIG_GOLDEN_BIAS_TEMPERATURE_VALIDITY[15:8]       |      |      |      |      |      |      |      |
| 6C6        | 1734        | IMEM_SRAM_APEX_REG_1734 | R/W        | GAF_CONFIG_GOLDEN_BIAS_TEMPERATURE_VALIDITY[23:16]      |      |      |      |      |      |      |      |
| 6C7        | 1735        | IMEM_SRAM_APEX_REG_1735 | R/W        | GAF_CONFIG_GOLDEN_BIAS_TEMPERATURE_VALIDITY[31:24]      |      |      |      |      |      |      |      |
| 6C8        | 1736        | IMEM_SRAM_APEX_REG_1736 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_SAMPLE_NUM_LOG2[7:0]           |      |      |      |      |      |      |      |
| 6C9        | 1737        | IMEM_SRAM_APEX_REG_1737 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_SAMPLE_NUM_LOG2[15:8]          |      |      |      |      |      |      |      |
| 6CA        | 1738        | IMEM_SRAM_APEX_REG_1738 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_SAMPLE_NUM_LOG2[23:16]         |      |      |      |      |      |      |      |
| 6CB        | 1739        | IMEM_SRAM_APEX_REG_1739 | R/W        | GAF_CONFIG_LOOSE_GYR_CAL_SAMPLE_NUM_LOG2[31:24]         |      |      |      |      |      |      |      |
| 6CC        | 1740        | IMEM_SRAM_APEX_REG_1740 | R/W        | GAF_SAVED_GYR_BIAS_DPS_Q12[7:0]                         |      |      |      |      |      |      |      |
| 6CD        | 1741        | IMEM_SRAM_APEX_REG_1741 | R/W        | GAF_SAVED_GYR_BIAS_DPS_Q12[15:8]                        |      |      |      |      |      |      |      |
| 6CE        | 1742        | IMEM_SRAM_APEX_REG_1742 | R/W        | GAF_SAVED_GYR_BIAS_DPS_Q12[23:16]                       |      |      |      |      |      |      |      |
| 6CF        | 1743        | IMEM_SRAM_APEX_REG_1743 | R/W        | GAF_SAVED_GYR_BIAS_DPS_Q12[31:24]                       |      |      |      |      |      |      |      |

| Addr (Hex) | Addr (Dec.) | Register Name           | Serial I/F | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------------|-------------|-------------------------|------------|------|------|------|------|------|------|------|------|
| 6D0        | 1744        | IMEM_SRAM_APEX_REG_1744 | R/W        |      |      |      |      |      |      |      |      |
| 6D1        | 1745        | IMEM_SRAM_APEX_REG_1745 | R/W        |      |      |      |      |      |      |      |      |
| 6D2        | 1746        | IMEM_SRAM_APEX_REG_1746 | R/W        |      |      |      |      |      |      |      |      |
| 6D3        | 1747        | IMEM_SRAM_APEX_REG_1747 | R/W        |      |      |      |      |      |      |      |      |
| 6D4        | 1748        | IMEM_SRAM_APEX_REG_1748 | R/W        |      |      |      |      |      |      |      |      |
| 6D5        | 1749        | IMEM_SRAM_APEX_REG_1749 | R/W        |      |      |      |      |      |      |      |      |
| 6D6        | 1750        | IMEM_SRAM_APEX_REG_1750 | R/W        |      |      |      |      |      |      |      |      |
| 6D7        | 1751        | IMEM_SRAM_APEX_REG_1751 | R/W        |      |      |      |      |      |      |      |      |
| 76C        | 1900        | IMEM_SRAM_APEX_REG_1900 | R/W        |      |      |      |      |      |      |      |      |
| 76D        | 1901        | IMEM_SRAM_APEX_REG_1901 | R/W        |      |      |      |      |      |      |      |      |
| 76E        | 1902        | IMEM_SRAM_APEX_REG_1902 | R/W        |      |      |      |      |      |      |      |      |
| 76F        | 1903        | IMEM_SRAM_APEX_REG_1903 | R/W        |      |      |      |      |      |      |      |      |
| 770        | 1904        | IMEM_SRAM_APEX_REG_1904 | R/W        |      |      |      |      |      |      |      |      |
| 771        | 1905        | IMEM_SRAM_APEX_REG_1905 | R/W        |      |      |      |      |      |      |      |      |
| 772        | 1906        | IMEM_SRAM_APEX_REG_1906 | R/W        |      |      |      |      |      |      |      |      |
| 773        | 1907        | IMEM_SRAM_APEX_REG_1907 | R/W        |      |      |      |      |      |      |      |      |
| 774        | 1908        | IMEM_SRAM_APEX_REG_1908 | R/W        |      |      |      |      |      |      |      |      |
| 775        | 1909        | IMEM_SRAM_APEX_REG_1909 | R/W        |      |      |      |      |      |      |      |      |
| 776        | 1910        | IMEM_SRAM_APEX_REG_1910 | R/W        |      |      |      |      |      |      |      |      |
| 777        | 1911        | IMEM_SRAM_APEX_REG_1911 | R/W        |      |      |      |      |      |      |      |      |
| 778        | 1912        | IMEM_SRAM_APEX_REG_1912 | R/W        |      |      |      |      |      |      |      |      |
| 779        | 1913        | IMEM_SRAM_APEX_REG_1913 | R/W        |      |      |      |      |      |      |      |      |
| 77A        | 1914        | IMEM_SRAM_APEX_REG_1914 | R/W        |      |      |      |      |      |      |      |      |
| 77B        | 1915        | IMEM_SRAM_APEX_REG_1915 | R/W        |      |      |      |      |      |      |      |      |
| 77C        | 1916        | IMEM_SRAM_APEX_REG_1916 | R/W        |      |      |      |      |      |      |      |      |
| 77D        | 1917        | IMEM_SRAM_APEX_REG_1917 | R/W        |      |      |      |      |      |      |      |      |
| 77E        | 1918        | IMEM_SRAM_APEX_REG_1918 | R/W        |      |      |      |      |      |      |      |      |
| 77F        | 1919        | IMEM_SRAM_APEX_REG_1919 | R/W        |      |      |      |      |      |      |      |      |
| 818        | 2072        | IMEM_SRAM_APEX_REG_2072 | R/W        |      |      |      |      |      |      |      |      |
| 819        | 2073        | IMEM_SRAM_APEX_REG_2073 | R/W        |      |      |      |      |      |      |      |      |
| 81A        | 2074        | IMEM_SRAM_APEX_REG_2074 | R/W        |      |      |      |      |      |      |      |      |
| 81B        | 2075        | IMEM_SRAM_APEX_REG_2075 | R/W        |      |      |      |      |      |      |      |      |
| 820        | 2080        | IMEM_SRAM_APEX_REG_2080 | R/W        |      |      |      |      |      |      |      |      |
| 821        | 2081        | IMEM_SRAM_APEX_REG_2081 | R/W        |      |      |      |      |      |      |      |      |
| 822        | 2082        | IMEM_SRAM_APEX_REG_2082 | R/W        |      |      |      |      |      |      |      |      |
| 823        | 2083        | IMEM_SRAM_APEX_REG_2083 | R/W        |      |      |      |      |      |      |      |      |
| 824        | 2084        | IMEM_SRAM_APEX_REG_2084 | R/W        |      |      |      |      |      |      |      |      |
| 825        | 2085        | IMEM_SRAM_APEX_REG_2085 | R/W        |      |      |      |      |      |      |      |      |
| 826        | 2086        | IMEM_SRAM_APEX_REG_2086 | R/W        |      |      |      |      |      |      |      |      |
| 827        | 2087        | IMEM_SRAM_APEX_REG_2087 | R/W        |      |      |      |      |      |      |      |      |
| 828        | 2088        | IMEM_SRAM_APEX_REG_2088 | R/W        |      |      |      |      |      |      |      |      |
| 829        | 2089        | IMEM_SRAM_APEX_REG_2089 | R/W        |      |      |      |      |      |      |      |      |
| 82A        | 2090        | IMEM_SRAM_APEX_REG_2090 | R/W        |      |      |      |      |      |      |      |      |
| 82B        | 2091        | IMEM_SRAM_APEX_REG_2091 | R/W        |      |      |      |      |      |      |      |      |
| 82C        | 2092        | IMEM_SRAM_APEX_REG_2092 | R/W        |      |      |      |      |      |      |      |      |
| 82D        | 2093        | IMEM_SRAM_APEX_REG_2093 | R/W        |      |      |      |      |      |      |      |      |
| 82E        | 2094        | IMEM_SRAM_APEX_REG_2094 | R/W        |      |      |      |      |      |      |      |      |
| 82F        | 2095        | IMEM_SRAM_APEX_REG_2095 | R/W        |      |      |      |      |      |      |      |      |
| 830        | 2096        | IMEM_SRAM_APEX_REG_2096 | R/W        |      |      |      |      |      |      |      |      |
| 831        | 2097        | IMEM_SRAM_APEX_REG_2097 | R/W        |      |      |      |      |      |      |      |      |
| 832        | 2098        | IMEM_SRAM_APEX_REG_2098 | R/W        |      |      |      |      |      |      |      |      |

| Addr (Hex) | Addr (Dec.) | Register Name           | Serial I/F | Bit7                                             | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------------|-------------|-------------------------|------------|--------------------------------------------------|------|------|------|------|------|------|------|
| 833        | 2099        | IMEM_SRAM_APEX_REG_2099 | R/W        | GAF_CONFIG_MAG_THR_SELECT_DISTANCE_NOGYRO[31:24] |      |      |      |      |      |      |      |
| 834        | 2100        | IMEM_SRAM_APEX_REG_2100 | R/W        | GAF_CONFIG_MAG_Q0_STANDALONE[7:0]                |      |      |      |      |      |      |      |
| 835        | 2101        | IMEM_SRAM_APEX_REG_2101 | R/W        | GAF_CONFIG_MAG_Q0_STANDALONE[15:8]               |      |      |      |      |      |      |      |
| 836        | 2102        | IMEM_SRAM_APEX_REG_2102 | R/W        | GAF_CONFIG_MAG_Q0_STANDALONE[23:16]              |      |      |      |      |      |      |      |
| 837        | 2103        | IMEM_SRAM_APEX_REG_2103 | R/W        | GAF_CONFIG_MAG_Q0_STANDALONE[31:24]              |      |      |      |      |      |      |      |
| 838        | 2104        | IMEM_SRAM_APEX_REG_2104 | R/W        | GAF_CONFIG_MAG_R0_STANDALONE[7:0]                |      |      |      |      |      |      |      |
| 839        | 2105        | IMEM_SRAM_APEX_REG_2105 | R/W        | GAF_CONFIG_MAG_R0_STANDALONE[15:8]               |      |      |      |      |      |      |      |
| 83A        | 2106        | IMEM_SRAM_APEX_REG_2106 | R/W        | GAF_CONFIG_MAG_R0_STANDALONE[23:16]              |      |      |      |      |      |      |      |
| 83B        | 2107        | IMEM_SRAM_APEX_REG_2107 | R/W        | GAF_CONFIG_MAG_R0_STANDALONE[31:24]              |      |      |      |      |      |      |      |
| 83C        | 2108        | IMEM_SRAM_APEX_REG_2108 | R/W        | GAF_CONFIG_MAG_Q0_ASSISTED[7:0]                  |      |      |      |      |      |      |      |
| 83D        | 2109        | IMEM_SRAM_APEX_REG_2109 | R/W        | GAF_CONFIG_MAG_Q0_ASSISTED[15:8]                 |      |      |      |      |      |      |      |
| 83E        | 2110        | IMEM_SRAM_APEX_REG_2110 | R/W        | GAF_CONFIG_MAG_Q0_ASSISTED[23:16]                |      |      |      |      |      |      |      |
| 83F        | 2111        | IMEM_SRAM_APEX_REG_2111 | R/W        | GAF_CONFIG_MAG_Q0_ASSISTED[31:24]                |      |      |      |      |      |      |      |
| 840        | 2112        | IMEM_SRAM_APEX_REG_2112 | R/W        | GAF_CONFIG_MAG_R0_ASSISTED[7:0]                  |      |      |      |      |      |      |      |
| 841        | 2113        | IMEM_SRAM_APEX_REG_2113 | R/W        | GAF_CONFIG_MAG_R0_ASSISTED[15:8]                 |      |      |      |      |      |      |      |
| 842        | 2114        | IMEM_SRAM_APEX_REG_2114 | R/W        | GAF_CONFIG_MAG_R0_ASSISTED[23:16]                |      |      |      |      |      |      |      |
| 843        | 2115        | IMEM_SRAM_APEX_REG_2115 | R/W        | GAF_CONFIG_MAG_R0_ASSISTED[31:24]                |      |      |      |      |      |      |      |
| 844        | 2116        | IMEM_SRAM_APEX_REG_2116 | R/W        | GAF_CONFIG_MAG_THR_MAX_RADIUS_JUMP[7:0]          |      |      |      |      |      |      |      |
| 845        | 2117        | IMEM_SRAM_APEX_REG_2117 | R/W        | GAF_CONFIG_MAG_THR_MAX_RADIUS_JUMP[15:8]         |      |      |      |      |      |      |      |
| 846        | 2118        | IMEM_SRAM_APEX_REG_2118 | R/W        | GAF_CONFIG_MAG_THR_MAX_RADIUS_JUMP[23:16]        |      |      |      |      |      |      |      |
| 847        | 2119        | IMEM_SRAM_APEX_REG_2119 | R/W        | GAF_CONFIG_MAG_THR_MAX_RADIUS_JUMP[31:24]        |      |      |      |      |      |      |      |
| 848        | 2120        | IMEM_SRAM_APEX_REG_2120 | R/W        | GAF_CONFIG_MAG_THR_MAX_RADIUS[7:0]               |      |      |      |      |      |      |      |
| 849        | 2121        | IMEM_SRAM_APEX_REG_2121 | R/W        | GAF_CONFIG_MAG_THR_MAX_RADIUS[15:8]              |      |      |      |      |      |      |      |
| 84A        | 2122        | IMEM_SRAM_APEX_REG_2122 | R/W        | GAF_CONFIG_MAG_THR_MAX_RADIUS[23:16]             |      |      |      |      |      |      |      |
| 84B        | 2123        | IMEM_SRAM_APEX_REG_2123 | R/W        | GAF_CONFIG_MAG_THR_MAX_RADIUS[31:24]             |      |      |      |      |      |      |      |
| 84C        | 2124        | IMEM_SRAM_APEX_REG_2124 | R/W        | GAF_CONFIG_MAG_THR_MIN_RADIUS[7:0]               |      |      |      |      |      |      |      |
| 84D        | 2125        | IMEM_SRAM_APEX_REG_2125 | R/W        | GAF_CONFIG_MAG_THR_MIN_RADIUS[15:8]              |      |      |      |      |      |      |      |
| 84E        | 2126        | IMEM_SRAM_APEX_REG_2126 | R/W        | GAF_CONFIG_MAG_THR_MIN_RADIUS[23:16]             |      |      |      |      |      |      |      |
| 84F        | 2127        | IMEM_SRAM_APEX_REG_2127 | R/W        | GAF_CONFIG_MAG_THR_MIN_RADIUS[31:24]             |      |      |      |      |      |      |      |
| 850        | 2128        | IMEM_SRAM_APEX_REG_2128 | R/W        | GAF_CONFIG_MAG_CALIBRATION_CONDITION[7:0]        |      |      |      |      |      |      |      |
| 851        | 2129        | IMEM_SRAM_APEX_REG_2129 | R/W        | GAF_CONFIG_MAG_CALIBRATION_CONDITION[15:8]       |      |      |      |      |      |      |      |
| 8C8        | 2248        | IMEM_SRAM_APEX_REG_2248 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[7:0]                   |      |      |      |      |      |      |      |
| 8C9        | 2249        | IMEM_SRAM_APEX_REG_2249 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[15:8]                  |      |      |      |      |      |      |      |
| 8CA        | 2250        | IMEM_SRAM_APEX_REG_2250 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[23:16]                 |      |      |      |      |      |      |      |
| 8CB        | 2251        | IMEM_SRAM_APEX_REG_2251 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[31:24]                 |      |      |      |      |      |      |      |
| 8CC        | 2252        | IMEM_SRAM_APEX_REG_2252 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[39:32]                 |      |      |      |      |      |      |      |
| 8CD        | 2253        | IMEM_SRAM_APEX_REG_2253 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[47:40]                 |      |      |      |      |      |      |      |
| 8CE        | 2254        | IMEM_SRAM_APEX_REG_2254 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[55:48]                 |      |      |      |      |      |      |      |
| 8CF        | 2255        | IMEM_SRAM_APEX_REG_2255 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[63:56]                 |      |      |      |      |      |      |      |
| 8D0        | 2256        | IMEM_SRAM_APEX_REG_2256 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[71:64]                 |      |      |      |      |      |      |      |
| 8D1        | 2257        | IMEM_SRAM_APEX_REG_2257 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[79:72]                 |      |      |      |      |      |      |      |
| 8D2        | 2258        | IMEM_SRAM_APEX_REG_2258 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[87:80]                 |      |      |      |      |      |      |      |
| 8D3        | 2259        | IMEM_SRAM_APEX_REG_2259 | R/W        | GAF_SAVED_ACC_BIAS_1G_Q16[95:88]                 |      |      |      |      |      |      |      |
| 923        | 2339        | IMEM_SRAM_APEX_REG_2339 | R/W        | GAF_SAVED_ACC_ACCURACY[7:0]                      |      |      |      |      |      |      |      |
| 924        | 2340        | IMEM_SRAM_APEX_REG_2340 | R/W        | GAF_INIT_STATUS[7:0]                             |      |      |      |      |      |      |      |
| 96C        | 2412        | IMEM_SRAM_APEX_REG_2412 | R/W        | GAF_READ_GYR_BIAS_DPS_Q12[7:0]                   |      |      |      |      |      |      |      |
| 96D        | 2413        | IMEM_SRAM_APEX_REG_2413 | R/W        | GAF_READ_GYR_BIAS_DPS_Q12[15:8]                  |      |      |      |      |      |      |      |
| 96E        | 2414        | IMEM_SRAM_APEX_REG_2414 | R/W        | GAF_READ_GYR_BIAS_DPS_Q12[23:16]                 |      |      |      |      |      |      |      |
| 96F        | 2415        | IMEM_SRAM_APEX_REG_2415 | R/W        | GAF_READ_GYR_BIAS_DPS_Q12[31:24]                 |      |      |      |      |      |      |      |
| 970        | 2416        | IMEM_SRAM_APEX_REG_2416 | R/W        | GAF_READ_GYR_BIAS_DPS_Q12[39:32]                 |      |      |      |      |      |      |      |
| 971        | 2417        | IMEM_SRAM_APEX_REG_2417 | R/W        | GAF_READ_GYR_BIAS_DPS_Q12[47:40]                 |      |      |      |      |      |      |      |

| Addr (Hex) | Addr (Dec.) | Register Name           | Serial I/F | Bit7                            | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------------|-------------|-------------------------|------------|---------------------------------|------|------|------|------|------|------|------|
| 974        | 2420        | IMEM_SRAM_APEX_REG_2420 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[7:0]   |      |      |      |      |      |      |      |
| 975        | 2421        | IMEM_SRAM_APEX_REG_2421 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[15:8]  |      |      |      |      |      |      |      |
| 976        | 2422        | IMEM_SRAM_APEX_REG_2422 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[23:16] |      |      |      |      |      |      |      |
| 977        | 2423        | IMEM_SRAM_APEX_REG_2423 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[31:24] |      |      |      |      |      |      |      |
| 978        | 2424        | IMEM_SRAM_APEX_REG_2424 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[39:32] |      |      |      |      |      |      |      |
| 979        | 2425        | IMEM_SRAM_APEX_REG_2425 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[47:40] |      |      |      |      |      |      |      |
| 97A        | 2426        | IMEM_SRAM_APEX_REG_2426 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[55:48] |      |      |      |      |      |      |      |
| 97B        | 2427        | IMEM_SRAM_APEX_REG_2427 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[63:56] |      |      |      |      |      |      |      |
| 97C        | 2428        | IMEM_SRAM_APEX_REG_2428 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[71:64] |      |      |      |      |      |      |      |
| 97D        | 2429        | IMEM_SRAM_APEX_REG_2429 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[79:72] |      |      |      |      |      |      |      |
| 97E        | 2430        | IMEM_SRAM_APEX_REG_2430 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[87:80] |      |      |      |      |      |      |      |
| 97F        | 2431        | IMEM_SRAM_APEX_REG_2431 | R/W        | GAF_READ_MAG_BIAS_UT_Q16[95:88] |      |      |      |      |      |      |      |
| 981        | 2433        | IMEM_SRAM_APEX_REG_2433 | R/W        | GAF_READ_MAG_ACCURACY[7:0]      |      |      |      |      |      |      |      |
| 9DC        | 2524        | IMEM_SRAM_APEX_REG_2524 | R/W        | SIF_TIME_FEAS_CONFIG[7:0]       |      |      |      |      |      |      |      |
| 9DD        | 2525        | IMEM_SRAM_APEX_REG_2525 | R/W        | SIF_TIME_FEAS_CONFIG[15:8]      |      |      |      |      |      |      |      |
| 9F4        | 2548        | IMEM_SRAM_APEX_REG_2548 | R/W        | SIF_CLASS_INDEX[7:0]            |      |      |      |      |      |      |      |
| 9F5        | 2549        | IMEM_SRAM_APEX_REG_2549 | R/W        | SIF_CLASS_INDEX[15:8]           |      |      |      |      |      |      |      |
| A34        | 2612        | IMEM_SRAM_APEX_REG_2612 | R/W        | SIF_CCONFIG[7:0]                |      |      |      |      |      |      |      |
| A35        | 2613        | IMEM_SRAM_APEX_REG_2613 | R/W        | SIF_CCONFIG[15:8]               |      |      |      |      |      |      |      |
| A36        | 2614        | IMEM_SRAM_APEX_REG_2614 | R/W        | SIF_CCONFIG[23:16]              |      |      |      |      |      |      |      |
| A37        | 2615        | IMEM_SRAM_APEX_REG_2615 | R/W        | SIF_CCONFIG[31:24]              |      |      |      |      |      |      |      |
| A38        | 2616        | IMEM_SRAM_APEX_REG_2616 | R/W        | SIF_CCONFIG[39:32]              |      |      |      |      |      |      |      |
| A39        | 2617        | IMEM_SRAM_APEX_REG_2617 | R/W        | SIF_CCONFIG[47:40]              |      |      |      |      |      |      |      |
| A3A        | 2618        | IMEM_SRAM_APEX_REG_2618 | R/W        | SIF_CCONFIG[55:48]              |      |      |      |      |      |      |      |
| A3B        | 2619        | IMEM_SRAM_APEX_REG_2619 | R/W        | SIF_CCONFIG[63:56]              |      |      |      |      |      |      |      |
| A3C        | 2620        | IMEM_SRAM_APEX_REG_2620 | R/W        | SIF_CCONFIG[71:64]              |      |      |      |      |      |      |      |
| A3D        | 2621        | IMEM_SRAM_APEX_REG_2621 | R/W        | SIF_CCONFIG[79:72]              |      |      |      |      |      |      |      |
| A3E        | 2622        | IMEM_SRAM_APEX_REG_2622 | R/W        | SIF_CCONFIG[87:80]              |      |      |      |      |      |      |      |
| A3F        | 2623        | IMEM_SRAM_APEX_REG_2623 | R/W        | SIF_CCONFIG[95:88]              |      |      |      |      |      |      |      |
| A40        | 2624        | IMEM_SRAM_APEX_REG_2624 | R/W        | SIF_TCONFIG[7:0]                |      |      |      |      |      |      |      |
| A41        | 2625        | IMEM_SRAM_APEX_REG_2625 | R/W        | SIF_TCONFIG[15:8]               |      |      |      |      |      |      |      |
| A42        | 2626        | IMEM_SRAM_APEX_REG_2626 | R/W        | SIF_TCONFIG[23:16]              |      |      |      |      |      |      |      |
| A43        | 2627        | IMEM_SRAM_APEX_REG_2627 | R/W        | SIF_TCONFIG[31:24]              |      |      |      |      |      |      |      |
| A44        | 2628        | IMEM_SRAM_APEX_REG_2628 | R/W        | SIF_TCONFIG[39:32]              |      |      |      |      |      |      |      |
| A45        | 2629        | IMEM_SRAM_APEX_REG_2629 | R/W        | SIF_TCONFIG[47:40]              |      |      |      |      |      |      |      |
| A46        | 2630        | IMEM_SRAM_APEX_REG_2630 | R/W        | SIF_TCONFIG[55:48]              |      |      |      |      |      |      |      |
| A47        | 2631        | IMEM_SRAM_APEX_REG_2631 | R/W        | SIF_TCONFIG[63:56]              |      |      |      |      |      |      |      |
| A48        | 2632        | IMEM_SRAM_APEX_REG_2632 | R/W        | SIF_TCONFIG[71:64]              |      |      |      |      |      |      |      |
| A49        | 2633        | IMEM_SRAM_APEX_REG_2633 | R/W        | SIF_TCONFIG[79:72]              |      |      |      |      |      |      |      |
| A4A        | 2634        | IMEM_SRAM_APEX_REG_2634 | R/W        | SIF_TCONFIG[87:80]              |      |      |      |      |      |      |      |
| A4B        | 2635        | IMEM_SRAM_APEX_REG_2635 | R/W        | SIF_TCONFIG[95:88]              |      |      |      |      |      |      |      |
| A4C        | 2636        | IMEM_SRAM_APEX_REG_2636 | R/W        | SIF_TCONFIG[103:96]             |      |      |      |      |      |      |      |
| A4D        | 2637        | IMEM_SRAM_APEX_REG_2637 | R/W        | SIF_TCONFIG[111:104]            |      |      |      |      |      |      |      |
| A4E        | 2638        | IMEM_SRAM_APEX_REG_2638 | R/W        | SIF_TCONFIG[119:112]            |      |      |      |      |      |      |      |
| A4F        | 2639        | IMEM_SRAM_APEX_REG_2639 | R/W        | SIF_TCONFIG[127:120]            |      |      |      |      |      |      |      |
| A50        | 2640        | IMEM_SRAM_APEX_REG_2640 | R/W        | SIF_TCONFIG[135:128]            |      |      |      |      |      |      |      |
| A51        | 2641        | IMEM_SRAM_APEX_REG_2641 | R/W        | SIF_TCONFIG[143:136]            |      |      |      |      |      |      |      |
| A52        | 2642        | IMEM_SRAM_APEX_REG_2642 | R/W        | SIF_TCONFIG[151:144]            |      |      |      |      |      |      |      |
| A53        | 2643        | IMEM_SRAM_APEX_REG_2643 | R/W        | SIF_TCONFIG[159:152]            |      |      |      |      |      |      |      |
| A54        | 2644        | IMEM_SRAM_APEX_REG_2644 | R/W        | SIF_TCONFIG[167:160]            |      |      |      |      |      |      |      |
| A55        | 2645        | IMEM_SRAM_APEX_REG_2645 | R/W        | SIF_TCONFIG[175:168]            |      |      |      |      |      |      |      |

| Addr (Hex) | Addr (Dec.)  | Register Name                                      | Serial I/F | Bit7                          | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------------|--------------|----------------------------------------------------|------------|-------------------------------|------|------|------|------|------|------|------|
| A56        | 2646         | IMEM_SRAM_APEX_REG_2646                            | R/W        | SIF_TCONFIG[183:176]          |      |      |      |      |      |      |      |
| A57        | 2647         | IMEM_SRAM_APEX_REG_2647                            | R/W        | SIF_TCONFIG[191:184]          |      |      |      |      |      |      |      |
| A5C to AA7 | 2652 to 2727 | IMEM_SRAM_APEX_REG_2652 to IMEM_SRAM_APEX_REG_2727 | R/W        | SIF_FILTER[607:0]             |      |      |      |      |      |      |      |
| 138C       | 5004         | IMEM_SRAM_APEX_REG_5004                            | R/W        | SIF_TREE_THRESHOLDS[7:0]      |      |      |      |      |      |      |      |
| 138D       | 5005         | IMEM_SRAM_APEX_REG_5005                            | R/W        | SIF_TREE_THRESHOLDS[15:8]     |      |      |      |      |      |      |      |
| 158A       | 5514         | IMEM_SRAM_APEX_REG_5514                            | R/W        | SIF_TREE_FEATUREIDS[7:0]      |      |      |      |      |      |      |      |
| 1689       | 5769         | IMEM_SRAM_APEX_REG_5769                            | R/W        | SIF_TREE_NEXTNODERIGHT[7:0]   |      |      |      |      |      |      |      |
| 1788       | 6024         | IMEM_SRAM_APEX_REG_6024                            | R/W        | SIF_TREE_THRESHOLDSShift[7:0] |      |      |      |      |      |      |      |

## 15.4 USER BANK IMEM\_SRAM\_STC REGISTER MAP

| Addr (Hex) | Addr (Dec.) | Register Name        | Serial I/F | Bit7                    | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------------|-------------|----------------------|------------|-------------------------|------|------|------|------|------|------|------|
| 34         | 52          | IMEM_SRAM_STC_REG_52 | R/W        | STC_CONFIGPARAMS[7:0]   |      |      |      |      |      |      |      |
| 35         | 53          | IMEM_SRAM_STC_REG_53 | R/W        | STC_CONFIGPARAMS[15:8]  |      |      |      |      |      |      |      |
| 36         | 54          | IMEM_SRAM_STC_REG_54 | R/W        | STC_CONFIGPARAMS[23:16] |      |      |      |      |      |      |      |
| 37         | 55          | IMEM_SRAM_STC_REG_55 | R/W        | STC_CONFIGPARAMS[31:24] |      |      |      |      |      |      |      |
| 38         | 56          | IMEM_SRAM_STC_REG_56 | R/W        | STC_RESULTS[7:0]        |      |      |      |      |      |      |      |
| 39         | 57          | IMEM_SRAM_STC_REG_57 | R/W        | STC_RESULTS[15:8]       |      |      |      |      |      |      |      |
| 3A         | 58          | IMEM_SRAM_STC_REG_58 | R/W        | STC_RESULTS[23:16]      |      |      |      |      |      |      |      |
| 3B         | 59          | IMEM_SRAM_STC_REG_59 | R/W        | STC_RESULTS[31:24]      |      |      |      |      |      |      |      |

## 15.5 USER BANK IPREG\_BAR REGISTER MAP

| Addr (Hex) | Addr (Dec.) | Register Name    | Serial I/F | Bit7                      | Bit6                        | Bit5                       | Bit4                                         | Bit3                      | Bit2                     | Bit1                       | Bit0                      |
|------------|-------------|------------------|------------|---------------------------|-----------------------------|----------------------------|----------------------------------------------|---------------------------|--------------------------|----------------------------|---------------------------|
| 39         | 57          | IPREG_BAR_REG_57 | R/W        | -                         | IO_OPT0                     | IO_OPT1                    | -                                            |                           |                          |                            |                           |
| 3A         | 58          | IPREG_BAR_REG_58 | R/W        | PADS_AP_SCLK_PUD_TRIM_D2A | PADS_AP_SCLK_PE_TRIM_D2A    | -                          | PADS_AP_CS_PUD_TRIM_D2A                      | PADS_AP_CS_PE_TRIM_D2A    | -                        |                            | IO_OPT2                   |
| 3B         | 59          | IPREG_BAR_REG_59 | R/W        | PADS_PIN7_PE_TRIM_D2A     | -                           | PADS_AP_SDO_PUD_TRIM_D2A   | PADS_AP_SDO_PE_TRIM_D2A                      | -                         | PADS_AP_SDI_PUD_TRIM_D2A | PADS_AP_SDI_PE_TRIM_D2A    | -                         |
| 3C         | 60          | IPREG_BAR_REG_60 | R/W        | -                         | PADS_AUX1_SCLK_PUD_TRIM_D2A | PADS_AUX1_SCLK_PE_TRIM_D2A | PADS_AUX1_CLK_TP2_FR OM_PAD_DISABLE_TRIM_D2A | PADS_AUX1_CS_PUD_TRIM_D2A | PADS_AUX1_CS_PE_TRIM_D2A | -                          | PADS_PIN7_CS_PUD_TRIM_D2A |
| 3D         | 61          | IPREG_BAR_REG_61 | R/W        | PADS_INT1_PUD_TRIM_D2A    | PADS_INT1_PE_TRIM_D2A       | -                          | PADS_AUX1_SDO_PUD_TRIM_D2A                   | PADS_AUX1_SDO_PE_TRIM_D2A | -                        | PADS_AUX1_SDI_PUD_TRIM_D2A | PADS_AUX1_SDI_PE_TRIM_D2A |
| 3E         | 62          | IPREG_BAR_REG_62 | R/W        | -                         |                             |                            |                                              |                           | PADS_INT2_PUD_TRIM_D2A   | PADS_INT2_PE_TRIM_D2A      | -                         |

## 15.6 USER BANK IPREG\_TOP1 REGISTER MAP

| Addr (Hex) | Addr (Dec.) | Register Name     | Serial I/F | Bit7         | Bit6     | Bit5  | Bit4 | Bit3       | Bit2 | Bit1 | Bit0 |
|------------|-------------|-------------------|------------|--------------|----------|-------|------|------------|------|------|------|
| 06         | 06          | I2CM_COMMAND_0    | R/W        | ENDFLAG_0    | CH_SEL_0 | R_W_0 |      | BURSTLEN_0 |      |      |      |
| 07         | 07          | I2CM_COMMAND_1    | R/W        | ENDFLAG_1    | CH_SEL_1 | R_W_1 |      | BURSTLEN_1 |      |      |      |
| 08         | 08          | I2CM_COMMAND_2    | R/W        | ENDFLAG_2    | CH_SEL_2 | R_W_2 |      | BURSTLEN_2 |      |      |      |
| 09         | 09          | I2CM_COMMAND_3    | R/W        | ENDFLAG_3    | CH_SEL_3 | R_W_3 |      | BURSTLEN_3 |      |      |      |
| 0E         | 14          | I2CM_DEV_PROFILE0 | R/W        | RD_ADDRESS_0 |          |       |      |            |      |      |      |
| 0F         | 15          | I2CM_DEV_PROFILE1 | R/W        | -            | DEV_ID_0 |       |      |            |      |      |      |

| Addr<br>(Hex) | Addr<br>(Dec.) | Register Name         | Serial<br>I/F | Bit7                        | Bit6            | Bit5         | Bit4             | Bit3                   | Bit2                   | Bit1                      | Bit0                 |
|---------------|----------------|-----------------------|---------------|-----------------------------|-----------------|--------------|------------------|------------------------|------------------------|---------------------------|----------------------|
| 10            | 16             | I2CM_DEV_PROFILE2     | R/W           | RD_ADDRESS_1                |                 |              |                  |                        |                        |                           |                      |
| 11            | 17             | I2CM_DEV_PROFILE3     | R/W           | -                           | DEV_ID_1        |              |                  |                        |                        |                           |                      |
| 16            | 22             | I2CM_CONTROL          | RWS           | -                           | I2CM_RESTART_EN | -            |                  | I2CM_SPEED             | -                      |                           | I2CM_GO              |
| 18            | 24             | I2CM_STATUS           | R             | -                           |                 | I2CM_SDA_ERR | I2CM_SCL_ERR     | I2CM_SRST_ERR          | I2CM_TIMEOUT_ERR       | I2CM_DONE                 | I2CM_BUSY            |
| 1A            | 26             | I2CM_EXT_DEV_STATUS   |               | -                           |                 |              |                  | I2CM_EXT_DEV_STATUS    |                        |                           |                      |
| 1B            | 27             | I2CM_RD_DATA0         | RWS           | I2CM_RD_DATA0               |                 |              |                  |                        |                        |                           |                      |
| 1C            | 28             | I2CM_RD_DATA1         | RWS           | I2CM_RD_DATA1               |                 |              |                  |                        |                        |                           |                      |
| 1D            | 29             | I2CM_RD_DATA2         | RWS           | I2CM_RD_DATA2               |                 |              |                  |                        |                        |                           |                      |
| 1E            | 30             | I2CM_RD_DATA3         | RWS           | I2CM_RD_DATA3               |                 |              |                  |                        |                        |                           |                      |
| 1F            | 31             | I2CM_RD_DATA4         | RWS           | I2CM_RD_DATA4               |                 |              |                  |                        |                        |                           |                      |
| 20            | 32             | I2CM_RD_DATA5         | RWS           | I2CM_RD_DATA5               |                 |              |                  |                        |                        |                           |                      |
| 21            | 33             | I2CM_RD_DATA6         | RWS           | I2CM_RD_DATA6               |                 |              |                  |                        |                        |                           |                      |
| 22            | 34             | I2CM_RD_DATA7         | RWS           | I2CM_RD_DATA7               |                 |              |                  |                        |                        |                           |                      |
| 23            | 35             | I2CM_RD_DATA8         | RWS           | I2CM_RD_DATA8               |                 |              |                  |                        |                        |                           |                      |
| 24            | 36             | I2CM_RD_DATA9         | RWS           | I2CM_RD_DATA9               |                 |              |                  |                        |                        |                           |                      |
| 25            | 37             | I2CM_RD_DATA10        | RWS           | I2CM_RD_DATA10              |                 |              |                  |                        |                        |                           |                      |
| 26            | 38             | I2CM_RD_DATA11        | RWS           | I2CM_RD_DATA11              |                 |              |                  |                        |                        |                           |                      |
| 27            | 39             | I2CM_RD_DATA12        | RWS           | I2CM_RD_DATA12              |                 |              |                  |                        |                        |                           |                      |
| 28            | 40             | I2CM_RD_DATA13        | RWS           | I2CM_RD_DATA13              |                 |              |                  |                        |                        |                           |                      |
| 29            | 41             | I2CM_RD_DATA14        | RWS           | I2CM_RD_DATA14              |                 |              |                  |                        |                        |                           |                      |
| 2A            | 42             | I2CM_RD_DATA15        | RWS           | I2CM_RD_DATA15              |                 |              |                  |                        |                        |                           |                      |
| 2B            | 43             | I2CM_RD_DATA16        | RWS           | I2CM_RD_DATA16              |                 |              |                  |                        |                        |                           |                      |
| 2C            | 44             | I2CM_RD_DATA17        | RWS           | I2CM_RD_DATA17              |                 |              |                  |                        |                        |                           |                      |
| 2D            | 45             | I2CM_RD_DATA18        | RWS           | I2CM_RD_DATA18              |                 |              |                  |                        |                        |                           |                      |
| 2E            | 46             | I2CM_RD_DATA19        | RWS           | I2CM_RD_DATA19              |                 |              |                  |                        |                        |                           |                      |
| 2F            | 47             | I2CM_RD_DATA20        | RWS           | I2CM_RD_DATA20              |                 |              |                  |                        |                        |                           |                      |
| 33            | 51             | I2CM_WR_DATA0         | R/W           | I2CM_WR_DATA0               |                 |              |                  |                        |                        |                           |                      |
| 34            | 52             | I2CM_WR_DATA1         | R/W           | I2CM_WR_DATA1               |                 |              |                  |                        |                        |                           |                      |
| 35            | 53             | I2CM_WR_DATA2         | R/W           | I2CM_WR_DATA2               |                 |              |                  |                        |                        |                           |                      |
| 36            | 54             | I2CM_WR_DATA3         | R/W           | I2CM_WR_DATA3               |                 |              |                  |                        |                        |                           |                      |
| 37            | 55             | I2CM_WR_DATA4         | R/W           | I2CM_WR_DATA4               |                 |              |                  |                        |                        |                           |                      |
| 38            | 56             | I2CM_WR_DATA5         | R/W           | I2CM_WR_DATA5               |                 |              |                  |                        |                        |                           |                      |
| 4B            | 75             | SIFS_IXC_ERROR_STATUS | R/C           | -                           |                 |              |                  |                        |                        | AUX1_SIFS_IXC_TIMEOUT_ERR | SIFS_IXC_TIMEOUT_ERR |
| 4F            | 79             | EDMP_PRGRM_IRQ0_0     | R/W           | PRGRM_STRT_ADDR_IRQ_0[7:0]  |                 |              |                  |                        |                        |                           |                      |
| 50            | 80             | EDMP_PRGRM_IRQ0_1     | R/W           | PRGRM_STRT_ADDR_IRQ_0[15:8] |                 |              |                  |                        |                        |                           |                      |
| 51            | 81             | EDMP_PRGRM_IRQ1_0     | R/W           | PRGRM_STRT_ADDR_IRQ_1[7:0]  |                 |              |                  |                        |                        |                           |                      |
| 52            | 82             | EDMP_PRGRM_IRQ1_1     | R/W           | PRGRM_STRT_ADDR_IRQ_1[15:8] |                 |              |                  |                        |                        |                           |                      |
| 53            | 83             | EDMP_PRGRM_IRQ2_0     | R/W           | PRGRM_STRT_ADDR_IRQ_2[7:0]  |                 |              |                  |                        |                        |                           |                      |
| 54            | 84             | EDMP_PRGRM_IRQ2_1     | R/W           | PRGRM_STRT_ADDR_IRQ_2[15:8] |                 |              |                  |                        |                        |                           |                      |
| 55            | 85             | EDMP_SP_START_ADDR    | R/W           | EDMP_SP_START_ADDR          |                 |              |                  |                        |                        |                           |                      |
| 58            | 88             | SMC_CONTROL_0         | R/W           | -                           |                 |              | ACCEL_LP_CLK_SEL | TEMP_DIS               | TMST_FORCE_AUX_FINE_EN | TMST_FSYNC_EN             | TMST_EN              |
| 59            | 89             | SMC_CONTROL_1         | R/W           | -                           |                 |              |                  | SREG_AUX_ACCEL_ONLY_EN | -                      |                           |                      |
| 63            | 99             | STC_CONFIG            | R/W           | -                           |                 |              |                  | STC_SENSOR_SEL         |                        | -                         |                      |
| 67            | 103            | SREG_CTRL             | R/W           | -                           |                 |              |                  |                        |                        | SREG_DATA_ENDIAN_SEL      | -                    |
| 68            | 104            | SIFS_I3C_STC_CFG      | R/W           | -                           |                 |              |                  |                        | I3C_STC_MODE           | -                         |                      |

| Addr (Hex) | Addr (Dec.) | Register Name           | Serial I/F | Bit7         | Bit6 | Bit5                       | Bit4     | Bit3                          | Bit2                    | Bit1                           | Bit0                        |
|------------|-------------|-------------------------|------------|--------------|------|----------------------------|----------|-------------------------------|-------------------------|--------------------------------|-----------------------------|
| 69         | 105         | INT_PULSE_MIN_ON_INTF0  | R/W        | -            |      |                            |          |                               | INT0_TPULSE_DURATION    |                                |                             |
| 6A         | 106         | INT_PULSE_MIN_ON_INTF1  | R/W        | -            |      |                            |          |                               | INT1_TPULSE_DURATION    |                                |                             |
| 6B         | 107         | INT_PULSE_MIN_OFF_INTF0 | R/W        | -            |      |                            |          |                               | INT0_TDEASSERT_DISABLE  |                                |                             |
| 6C         | 108         | INT_PULSE_MIN_OFF_INTF1 | R/W        | -            |      |                            |          |                               | INT1_TDEASSERT_DISABLE  |                                |                             |
| 6E         | 110         | ISR_0_7                 | R/C        | -            |      | INT_STATUS_ON_DEMAND_PIN_0 | -        | INT_STATUS_EXT_ODR_DRDY_PIN_0 | -                       |                                | INT_STATUS_ACCEL_DRDY_PIN_0 |
| 6F         | 111         | ISR_8_15                | R/C        | -            |      | INT_STATUS_ON_DEMAND_PIN_1 | -        | INT_STATUS_EXT_ODR_DRDY_PIN_1 | -                       |                                | INT_STATUS_ACCEL_DRDY_PIN_1 |
| 70         | 112         | ISR_16_23               | R/C        | -            |      | INT_STATUS_ON_DEMAND_PIN_2 | -        | INT_STATUS_EXT_ODR_DRDY_PIN_2 | -                       |                                | INT_STATUS_ACCEL_DRDY_PIN_2 |
| 71         | 113         | STATUS_MASK_PIN_0_7     | R/W        | -            |      | INT_ON_DEMAND_PIN_0_DIS    | -        | INT_EXT_ODR_DRDY_PIN_0_DIS    | -                       |                                | INT_ACCEL_DRDY_PIN_0_DIS    |
| 72         | 114         | STATUS_MASK_PIN_8_15    | R/W        | -            |      | INT_ON_DEMAND_PIN_1_DIS    | -        | INT_EXT_ODR_DRDY_PIN_1_DIS    | -                       |                                | INT_ACCEL_DRDY_PIN_1_DIS    |
| 73         | 115         | STATUS_MASK_PIN_16_23   | R/W        | -            |      | INT_ON_DEMAND_PIN_2_DIS    | -        | INT_EXT_ODR_DRDY_PIN_2_DIS    | -                       |                                | INT_ACCEL_DRDY_PIN_2_DIS    |
| 74         | 116         | INT_I2CM_SOURCE         | R/W        | -            |      |                            |          |                               |                         | INT_STATUS_I2CM_SMC_EXT_ODR_EN | -                           |
| 7E         | 126         | ACCEL_WOM_X_THR         | R/W        | WOM_X_TH     |      |                            |          |                               |                         |                                |                             |
| 7F         | 127         | ACCEL_WOM_Y_THR         | R/W        | WOM_Y_TH     |      |                            |          |                               |                         |                                |                             |
| 80         | 128         | ACCEL_WOM_Z_THR         | R/W        | WOM_Z_TH     |      |                            |          |                               |                         |                                |                             |
| 90         | 144         | SELFTEST                |            | -            |      | EN_GZ_ST                   | EN_GY_ST | EN_GX_ST                      | EN_AZ_ST                | EN_AY_ST                       | EN_AX_ST                    |
| 97         | 151         | IPREG_MISC              | R          | -            |      |                            |          |                               | EDMP_IDLE               |                                | -                           |
| A2         | 162         | SW_PLL1_TRIM            | R          | SW_PLL1_TRIM |      |                            |          |                               |                         |                                |                             |
| A7         | 167         | FIFO_SRAM_SLEEP         | R/W        | -            |      |                            |          |                               | FIFO_GSLEEP_SHARED_SRAM |                                |                             |

## 15.7 USER BANK IPREG\_SYS1 REGISTER MAP

| Addr (Hex) | Addr (Dec.) | Register Name      | Serial I/F | Bit7                | Bit6          | Bit5                 | Bit4            | Bit3 | Bit2                | Bit1 | Bit0 |                 |   |
|------------|-------------|--------------------|------------|---------------------|---------------|----------------------|-----------------|------|---------------------|------|------|-----------------|---|
| 2A         | 42          | IPREG_SYS1_REG_42  | R/W        | GYRO_X_OFFUSER[7:0] |               |                      |                 |      |                     |      |      |                 |   |
| 2B         | 43          | IPREG_SYS1_REG_43  | R/W        | -                   |               | GYRO_X_OFFUSER[13:8] |                 |      |                     |      |      |                 |   |
| 38         | 56          | IPREG_SYS1_REG_56  | R/W        | GYRO_Y_OFFUSER[7:0] |               |                      |                 |      |                     |      |      |                 |   |
| 39         | 57          | IPREG_SYS1_REG_57  | R/W        | -                   |               | GYRO_Y_OFFUSER[13:8] |                 |      |                     |      |      |                 |   |
| 46         | 70          | IPREG_SYS1_REG_56  | R/W        | GYRO_Z_OFFUSER[7:0] |               |                      |                 |      |                     |      |      |                 |   |
| 47         | 71          | IPREG_SYS1_REG_57  | R/W        | -                   |               | GYRO_Z_OFFUSER[13:8] |                 |      |                     |      |      |                 |   |
| A6         | 166         | IPREG_SYS1_REG_166 | R/W        | -                   | GYRO_SRC_CTRL |                      | -               |      |                     |      |      |                 |   |
| A8         | 168         | IPREG_SYS1_REG_168 | R/W        | -                   |               |                      |                 |      |                     |      |      | GYRO_OIS_M6_BYP | - |
| AA         | 170         | IPREG_SYS1_REG_170 | R/W        | GYRO_OIS_HPFBW_SEL  |               |                      | GYRO_LP_AVG_SEL |      |                     |      |      | -               |   |
| AB         | 171         | IPREG_SYS1_REG_171 | R/W        | -                   |               |                      |                 |      | GYRO_OIS_LPF1BW_SEL |      |      |                 |   |
| AC         | 172         | IPREG_SYS1_REG_172 | R/W        | GYRO_OIS_HPF1_BYP   | -             |                      | GYRO_LPF_BYP    | -    | GYRO_UI_LPFBW_SEL   |      |      |                 |   |

## 15.8 USER BANK IPREG\_SYS2 REGISTER MAP

| Addr (Hex) | Addr (Dec.) | Register Name      | Serial I/F | Bit7                 | Bit6                | Bit5                  | Bit4 | Bit3             | Bit2                 | Bit1           | Bit0               |
|------------|-------------|--------------------|------------|----------------------|---------------------|-----------------------|------|------------------|----------------------|----------------|--------------------|
| 18         | 24          | IPREG_SYS2_REG_24  | R/W        | ACCEL_X_OFFUSER[7:0] |                     |                       |      |                  |                      |                |                    |
| 19         | 25          | IPREG_SYS2_REG_25  | R/W        | -                    |                     | ACCEL_X_OFFUSER[13:8] |      |                  |                      |                |                    |
| 20         | 32          | IPREG_SYS2_REG_32  | R/W        | ACCEL_Y_OFFUSER[7:0] |                     |                       |      |                  |                      |                |                    |
| 21         | 33          | IPREG_SYS2_REG_33  | R/W        | -                    |                     | ACCEL_Y_OFFUSER[13:8] |      |                  |                      |                |                    |
| 28         | 40          | IPREG_SYS2_REG_40  | R/W        | ACCEL_Z_OFFUSER[7:0] |                     |                       |      |                  |                      |                |                    |
| 29         | 41          | IPREG_SYS2_REG_41  | R/W        | -                    |                     | ACCEL_Z_OFFUSER[13:8] |      |                  |                      |                |                    |
| 7B         | 123         | IPREG_SYS2_REG_123 | R/W        | -                    |                     |                       |      |                  |                      | ACCEL_SRC_CTRL |                    |
| 80         | 128         | IPREG_SYS2_REG_128 | R/W        | -                    |                     | TMP_DEC_CFG           |      |                  | TMP_LPF_CFG          |                |                    |
| 81         | 129         | IPREG_SYS2_REG_129 | R/W        | -                    | ACCEL_OIS_HPFBW_SEL |                       |      | ACCEL_LP_AVG_SEL |                      |                |                    |
| 82         | 130         | IPREG_SYS2_REG_130 | R/W        | -                    |                     |                       |      |                  | ACCEL_OIS_LPF1BW_SEL |                |                    |
| 83         | 131         | IPREG_SYS2_REG_131 | R/W        | -                    |                     | ACCEL_LPF_BYP         | -    |                  | ACCEL_UI_LPFBW_SEL   |                |                    |
| 84         | 132         | IPREG_SYS2_REG_132 | R/W        | -                    |                     |                       |      |                  | ACCEL_OIS_M6_BYP     | -              | ACCEL_OIS_HPF1_BYP |

Detailed register descriptions are provided in the sections that follow.

Register fields marked as Reserved must not be modified by the user. The Reset Value of the register can be used to determine the default value of reserved register fields, and unless otherwise noted this default value must be maintained even if the values of other register fields are modified by the user.

In the sections that follow, some register fields are described as “can be changed on-the-fly.” These are the only register fields that can be changed on-the-fly even if sensor is on. Register fields not described as such must not be changed on-the-fly if sensor is on.

## 16 USER BANK 0 REGISTER MAP – DESCRIPTIONS

Please refer to the procedure in Section 14 for configuring device data endianness before using the register map.

### 16.1 ACCEL\_DATA\_X1\_UI

| Name: ACCEL_DATA_X1_UI<br>Address: 00 (00h)<br>Serial IF: SYNCR<br>Reset value: 0x00<br>Clock Domain: SCLK |                       |                                             |
|------------------------------------------------------------------------------------------------------------|-----------------------|---------------------------------------------|
| BIT                                                                                                        | NAME                  | FUNCTION                                    |
| 7:0                                                                                                        | ACCEL_DATA_X_UI[15:8] | Upper byte of Accel X-axis data for UI path |

### 16.2 ACCEL\_DATA\_X0\_UI

| Name: ACCEL_DATA_X0_UI<br>Address: 01 (01h)<br>Serial IF: SYNCR<br>Reset value: 0x00<br>Clock Domain: SCLK |                      |                                             |
|------------------------------------------------------------------------------------------------------------|----------------------|---------------------------------------------|
| BIT                                                                                                        | NAME                 | FUNCTION                                    |
| 7:0                                                                                                        | ACCEL_DATA_X_UI[7:0] | Lower byte of Accel X-axis data for UI path |

### 16.3 ACCEL\_DATA\_Y1\_UI

| Name: ACCEL_DATA_Y1_UI<br>Address: 02 (02h)<br>Serial IF: SYNCR<br>Reset value: 0x00<br>Clock Domain: SCLK |                       |                                             |
|------------------------------------------------------------------------------------------------------------|-----------------------|---------------------------------------------|
| BIT                                                                                                        | NAME                  | FUNCTION                                    |
| 7:0                                                                                                        | ACCEL_DATA_Y_UI[15:8] | Upper byte of Accel Y-axis data for UI path |

### 16.4 ACCEL\_DATA\_Y0\_UI

| Name: ACCEL_DATA_Y0_UI<br>Address: 03 (03h)<br>Serial IF: SYNCR<br>Reset value: 0x00<br>Clock Domain: SCLK |                      |                                             |
|------------------------------------------------------------------------------------------------------------|----------------------|---------------------------------------------|
| BIT                                                                                                        | NAME                 | FUNCTION                                    |
| 7:0                                                                                                        | ACCEL_DATA_Y_UI[7:0] | Lower byte of Accel Y-axis data for UI path |

### 16.5 ACCEL\_DATA\_Z1\_UI

| Name: ACCEL_DATA_Z1_UI<br>Address: 04 (04h)<br>Serial IF: SYNCR<br>Reset value: 0x00<br>Clock Domain: SCLK |                       |                                             |
|------------------------------------------------------------------------------------------------------------|-----------------------|---------------------------------------------|
| BIT                                                                                                        | NAME                  | FUNCTION                                    |
| 7:0                                                                                                        | ACCEL_DATA_Z_UI[15:8] | Upper byte of Accel Z-axis data for UI path |

## 16.6 ACCEL\_DATA\_Z0\_UI

Name: ACCEL\_DATA\_Z0\_UI  
Address: 05 (05h)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                 | FUNCTION                                    |
|-----|----------------------|---------------------------------------------|
| 7:0 | ACCEL_DATA_Z_UI[7:0] | Lower byte of Accel Z-axis data for UI path |

## 16.7 GYRO\_DATA\_X1\_UI

Name: GYRO\_DATA\_X1\_UI  
Address: 06 (06h)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                 | FUNCTION                                   |
|-----|----------------------|--------------------------------------------|
| 7:0 | GYRO_DATA_X_UI[15:8] | Upper byte of Gyro X-axis data for UI path |

## 16.8 GYRO\_DATA\_X0\_UI

Name: GYRO\_DATA\_X0\_UI  
Address: 07 (07h)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                | FUNCTION                                   |
|-----|---------------------|--------------------------------------------|
| 7:0 | GYRO_DATA_X_UI[7:0] | Lower byte of Gyro X-axis data for UI path |

## 16.9 GYRO\_DATA\_Y1\_UI

Name: GYRO\_DATA\_Y1\_UI  
Address: 08 (08h)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                 | FUNCTION                                   |
|-----|----------------------|--------------------------------------------|
| 7:0 | GYRO_DATA_Y_UI[15:8] | Upper byte of Gyro Y-axis data for UI path |

## 16.10 GYRO\_DATA\_Y0\_UI

Name: GYRO\_DATA\_Y0\_UI  
Address: 09 (09h)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                | FUNCTION                                   |
|-----|---------------------|--------------------------------------------|
| 7:0 | GYRO_DATA_Y_UI[7:0] | Lower byte of Gyro Y-axis data for UI path |

### 16.11 GYRO\_DATA\_Z1\_UI

Name: GYRO\_DATA\_Z1\_UI  
Address: 10 (0Ah)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                 | FUNCTION                                   |
|-----|----------------------|--------------------------------------------|
| 7:0 | GYRO_DATA_Z_UI[15:8] | Upper byte of Gyro Z-axis data for UI path |

### 16.12 GYRO\_DATA\_Z0\_UI

Name: GYRO\_DATA\_Z0\_UI  
Address: 11 (0Bh)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                | FUNCTION                                   |
|-----|---------------------|--------------------------------------------|
| 7:0 | GYRO_DATA_Z_UI[7:0] | Lower byte of Gyro Z-axis data for UI path |

### 16.13 TEMP\_DATA1\_UI

Name: TEMP\_DATA1\_UI  
Address: 12 (0Ch)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME               | FUNCTION                                   |
|-----|--------------------|--------------------------------------------|
| 7:0 | TEMP_DATA_UI[15:8] | Upper byte of temperature data for UI path |

### 16.14 TEMP\_DATA0\_UI

Name: TEMP\_DATA0\_UI  
Address: 13 (0Dh)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME              | FUNCTION                                   |
|-----|-------------------|--------------------------------------------|
| 7:0 | TEMP_DATA_UI[7:0] | Lower byte of temperature data for UI path |

Temperature data value from the sensor data registers can be converted to degrees centigrade by using the following formula:

Temperature in Degrees Centigrade = (TEMP\_DATA / 128) + 25

Temperature data stored in FIFO is an 8-bit quantity, FIFO\_TEMP\_DATA. It can be converted to degrees centigrade by using the following formula:

Temperature in Degrees Centigrade = (FIFO\_TEMP\_DATA / 2) + 25

### 16.15 TMST\_FSYNCH

| Name: TMST_FSYNCH<br>Address: 14 (0Eh)<br>Serial IF: SYNCR<br>Reset value: 0x00<br>Clock Domain: SCLK |                           |                                                                                                                                                           |
|-------------------------------------------------------------------------------------------------------|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME                      | FUNCTION                                                                                                                                                  |
| 7:0                                                                                                   | TMST_FSYNCH_DATA_UI[15:8] | Stores the upper byte of the time delta from the rising edge of FSYNC to the latest ODR until the UI Interface reads the FSYNC tag in the status register |

### 16.16 TMST\_FSYNCL

| Name: TMST_FSYNCL<br>Address: 15 (0Fh)<br>Serial IF: SYNCR<br>Reset value: 0x00<br>Clock Domain: SCLK |                          |                                                                                                                                                           |
|-------------------------------------------------------------------------------------------------------|--------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME                     | FUNCTION                                                                                                                                                  |
| 7:0                                                                                                   | TMST_FSYNCH_DATA_UI[7:0] | Stores the lower byte of the time delta from the rising edge of FSYNC to the latest ODR until the UI Interface reads the FSYNC tag in the status register |

### 16.17 PWR\_MGMT0

| Name: PWR_MGMT0<br>Address: 16 (10h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |            |                                                                                                                                                                                                    |
|---------------------------------------------------------------------------------------------------|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                               | NAME       | FUNCTION                                                                                                                                                                                           |
| 7:4                                                                                               | -          | Reserved                                                                                                                                                                                           |
| 3:2                                                                                               | GYRO_MODE  | 00: Turns gyroscope off<br>01: Places gyroscope in Standby Mode<br>10: Places gyroscope in Low Power (LP) Mode<br>11: Places gyroscope in Low Noise (LN) Mode<br><br>Can be changed on-the-fly.    |
| 1:0                                                                                               | ACCEL_MODE | 00: Turns accelerometer off<br>01: Turns accelerometer off<br>10: Places accelerometer in Low Power (LP) Mode<br>11: Places accelerometer in Low Noise (LN) Mode<br><br>Can be changed on-the-fly. |

### 16.18 FIFO\_COUNT\_0

Name: FIFO\_COUNT\_0

Address: 18 (12h)

Serial IF: R

Reset value: 0x00

Clock Domain: SCLK

| BIT | NAME                | FUNCTION                                                            |
|-----|---------------------|---------------------------------------------------------------------|
| 7:0 | FIFO_DATA_CNT[15:8] | High Bits, count indicates the number of packets available in FIFO. |

### 16.19 FIFO\_COUNT\_1

Name: FIFO\_COUNT\_1

Address: 19 (13h)

Serial IF: R

Reset value: 0x00

Clock Domain: SCLK

| BIT | NAME               | FUNCTION                                                           |
|-----|--------------------|--------------------------------------------------------------------|
| 7:0 | FIFO_DATA_CNT[7:0] | Low Bits, count indicates the number of packets available in FIFO. |

### 16.20 FIFO\_DATA

Name: FIFO\_DATA

Address: 20 (14h)

Serial IF: R

Reset value: 0x7F

Clock Domain: SCLK

| BIT | NAME      | FUNCTION       |
|-----|-----------|----------------|
| 7:0 | FIFO_DATA | FIFO data port |

## 16.21 INT1\_CONFIG0

| Name: INT1_CONFIG0<br>Address: 22 (16h)<br>Serial IF: R/W<br>Reset value: 0x80<br>Clock Domain: MCLK |                               |                                                                                                                                                                                         |
|------------------------------------------------------------------------------------------------------|-------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME                          | FUNCTION                                                                                                                                                                                |
| 7                                                                                                    | INT1_STATUS_EN_RESET_DONE     | Enable interrupt status bit to flag the occurrence of Reset Done event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.      |
| 6                                                                                                    | INT1_STATUS_EN_AUX1_AGC_RDY   | Enable interrupt status bit to flag the occurrence of AUX1 AGC Ready event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.  |
| 5                                                                                                    | INT1_STATUS_EN_AP_AGC_RDY     | Enable interrupt status bit to flag the occurrence of UI AGC Ready event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.    |
| 4                                                                                                    | INT1_STATUS_EN_AP_FSYNC       | Enable interrupt status bit to flag the occurrence of UI FSYNC event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.        |
| 3                                                                                                    | INT1_STATUS_EN_AUX1_DATA_RDY  | Enable interrupt status bit to flag the occurrence of AUX1 Data Ready event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface. |
| 2                                                                                                    | INT1_STATUS_EN_UI_DATA_RDY    | Enable interrupt status bit to flag the occurrence of UI Data Ready event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.   |
| 1                                                                                                    | INT1_STATUS_EN_FIFO_THRESHOLD | Enable interrupt status bit to flag the occurrence of FIFO count $\geq$ FIFO threshold event on INT1                                                                                    |

|   |                          |                                                                                                                                                                                   |
|---|--------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|   |                          | 0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.                                                                                      |
| 0 | INT1_STATUS_EN_FIFO_FULL | Enable interrupt status bit to flag the occurrence of FIFO full event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface. |

## 16.22 INT1\_CONFIG1

| Name: INT1_CONFIG1<br>Address: 23 (17h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                                 |                                                                                                                                                                                                 |
|------------------------------------------------------------------------------------------------------|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME                            | FUNCTION                                                                                                                                                                                        |
| 7                                                                                                    | -                               | Reserved                                                                                                                                                                                        |
| 6                                                                                                    | INT1_STATUS_EN_APEX_EVENT       | Enable interrupt status bit to flag the occurrence of APEX event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.                    |
| 5                                                                                                    | INT1_STATUS_EN_I2CM_DONE        | Enable interrupt status bit to flag the completion of I <sup>2</sup> C master event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface. |
| 4                                                                                                    | INT1_STATUS_EN_I3C_PROTOCOL_ERR | Enable interrupt status bit to flag the occurrence of I3C Protocol Error event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.      |
| 3                                                                                                    | INT1_STATUS_EN_WOM_Z            | Enable interrupt status bit to flag the occurrence of WOM on Z-axis event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.           |
| 2                                                                                                    | INT1_STATUS_EN_WOM_Y            | Enable interrupt status bit to flag the occurrence of WOM on Y-axis event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.           |
| 1                                                                                                    | INT1_STATUS_EN_WOM_X            | Enable interrupt status bit to flag the occurrence of WOM on X-axis event on INT1<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.           |
| 0                                                                                                    | INT1_STATUS_EN_PLL_RDY          | Enable interrupt status bit to flag the occurrence of PLL Ready event on INT1<br><br>0: Disable interrupt.                                                                                      |

|  |  |                                                                     |
|--|--|---------------------------------------------------------------------|
|  |  | 1: Enable interrupt.<br><br>Setting can be changed by UI interface. |
|--|--|---------------------------------------------------------------------|

### 16.23 INT1\_CONFIG2

| Name: INT1_CONFIG2<br>Address: 24 (18h)<br>Serial IF: R/W<br>Reset value: 0x04<br>Clock Domain: MCLK |               |                                                                                                                                                                          |
|------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME          | FUNCTION                                                                                                                                                                 |
| 7:3                                                                                                  | -             | Reserved                                                                                                                                                                 |
| 2                                                                                                    | INT1_DRIVE    | Sets INT1 to open-drain or push-pull<br><br>0: Push-pull<br>1: Open-drain                                                                                                |
| 1                                                                                                    | INT1_MODE     | INT1 interrupt mode<br><br>0: Pulse mode<br>1: Latch mode<br><br>Setting can be changed only when all interrupts of the corresponding serial interface are disabled      |
| 0                                                                                                    | INT1_POLARITY | INT1 interrupt polarity<br><br>0: Active low<br>1: Active high<br><br>Setting can be changed only when all interrupts of the corresponding serial interface are disabled |

## 16.24 INT1\_STATUS0

| Name: INT1_STATUS0<br>Address: 25 (19h)<br>Serial IF: R/C<br>Reset value: 0x00<br>Clock Domain: MCLK |                          |                                                                                                                                   |
|------------------------------------------------------------------------------------------------------|--------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME                     | FUNCTION                                                                                                                          |
| 7                                                                                                    | INT1_STATUS_RESET_DONE   | Flags the occurrence of Reset Done event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                       |
| 6                                                                                                    | INT1_STATUS_AUX1_AGC_RDY | Flags the occurrence of AUX1 AGC Ready event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                   |
| 5                                                                                                    | INT1_STATUS_AP_AGC_RDY   | Flags the occurrence of UI AGC Ready event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                     |
| 4                                                                                                    | INT1_STATUS_AP_FSYNC     | Flags the occurrence of UI FSYNC event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                         |
| 3                                                                                                    | INT1_STATUS_AUX1_DRDY    | Flags the occurrence of AUX1 Data Ready event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                  |
| 2                                                                                                    | INT1_STATUS_DRDY         | Flags the occurrence of UI Data Ready event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                    |
| 1                                                                                                    | INT1_STATUS_FIFO_THS     | Flags the occurrence of FIFO count $\geq$ FIFO threshold event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred |
| 0                                                                                                    | INT1_STATUS_FIFO_FULL    | Flags the occurrence of FIFO full event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                        |

## 16.25 INT1\_STATUS1

| Name: INT1_STATUS1<br>Address: 26 (1Ah)<br>Serial IF: R/C<br>Reset value: 0x00<br>Clock Domain: MCLK |                              |                                                                                                                                   |
|------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME                         | FUNCTION                                                                                                                          |
| 7                                                                                                    | -                            | Reserved                                                                                                                          |
| 6                                                                                                    | INT1_STATUS_APEX_EVENT       | Flags the occurrence of APEX event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                             |
| 5                                                                                                    | INT1_STATUS_I2CM_DONE        | Flags the occurrence of I <sup>2</sup> C Master Done event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred     |
| 4                                                                                                    | INT1_STATUS_I3C_PROTOCOL_ERR | Flags the occurrence of I3C <sup>SM</sup> Protocol Error event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred |
| 3                                                                                                    | INT1_STATUS_WOM_Z            | Flags the occurrence of Z-axis WOM event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                       |
| 2                                                                                                    | INT1_STATUS_WOM_Y            | Flags the occurrence of Y-axis WOM event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                       |
| 1                                                                                                    | INT1_STATUS_WOM_X            | Flags the occurrence of X-axis WOM event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                       |
| 0                                                                                                    | INT1_STATUS_PLL_RDY          | Flags the occurrence of PLL Ready event on INT1<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                        |

## 16.26 ACCEL\_CONFIG0

Name: ACCEL\_CONFIG0

Address: 27 (1Bh)

Serial IF: R/W

Reset value: 0x06

Clock Domain: MCLK

| BIT | NAME            | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-----|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | -               | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 6:4 | ACCEL_UI_FS_SEL | <p>Full scale select for accelerometer UI interface output</p> <p>000: <math>\pm 32g</math><br/> 001: <math>\pm 16g</math><br/> 010: <math>\pm 8g</math><br/> 011: <math>\pm 4g</math><br/> 100: <math>\pm 2g</math><br/> 101: Reserved<br/> 110: Reserved<br/> 111: Reserved</p> <p>Can be changed on-the-fly.</p>                                                                                                                                                                                                                                                   |
| 3:0 | ACCEL_ODR       | <p>Accelerometer ODR selection for UI interface output</p> <p>0000: Reserved<br/> 0001: Reserved<br/> 0010: Reserved<br/> 0011: 6.4kHz (LN mode)<br/> 0100: 3.2kHz (LN mode)<br/> 0101: 1.6kHz (LN mode)<br/> 0110: 800Hz (LN mode)<br/> 0111: 400Hz (LP or LN mode)<br/> 1000: 200Hz (LP or LN mode)<br/> 1001: 100Hz (LP or LN mode)<br/> 1010: 50Hz (LP or LN mode)<br/> 1011: 25Hz (LP or LN mode)<br/> 1100: 12.5Hz (LP or LN mode)<br/> 1101: 6.25Hz (LP mode)<br/> 1110: 3.125Hz (LP mode)<br/> 1111: 1.5625Hz (LP mode)</p> <p>Can be changed on-the-fly.</p> |

## 16.27 GYRO\_CONFIG0

| Name: GYRO_CONFIG0<br>Address: 28 (1Ch)<br>Serial IF: R/W<br>Reset value: 0x06<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------------------------------------------------------------------------------------------------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME           | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 7:4                                                                                                  | GYRO_UI_FS_SEL | Full scale select for gyroscope UI interface output<br>0000: $\pm 4000$ dps<br>0001: $\pm 2000$ dps<br>0010: $\pm 1000$ dps<br>0011: $\pm 500$ dps<br>0100: $\pm 250$ dps<br>0101: $\pm 125$ dps<br>0110: $\pm 62.5$ dps<br>0111: $\pm 31.25$ dps<br>1000: $\pm 15.625$ dps<br>Rest of the settings are reserved<br><br>Can be changed on-the-fly.                                                                                                                                                                       |
| 3:0                                                                                                  | GYRO_ODR       | Gyroscope ODR selection for UI interface output<br>0000: Reserved<br>0001: Reserved<br>0010: Reserved<br>0011: 6.4kHz (LN mode)<br>0100: 3.2kHz (LN mode)<br>0101: 1.6kHz (LN mode)<br>0110: 800Hz (LN mode)<br>0111: 400Hz (LP or LN mode)<br>1000: 200Hz (LP or LN mode)<br>1001: 100Hz (LP or LN mode)<br>1010: 50Hz (LP or LN mode)<br>1011: 25Hz (LP or LN mode)<br>1100: 12.5Hz (LP or LN mode)<br>1101: 6.25Hz (LP mode)<br>1110: 3.125Hz (LP mode)<br>1111: 1.5625Hz (LP mode)<br><br>Can be changed on-the-fly. |

## 16.28 FIFO\_CONFIG0

| Name: FIFO_CONFIG0<br>Address: 29 (1Dh)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |            |                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|------------------------------------------------------------------------------------------------------|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME       | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 7:6                                                                                                  | FIFO_MODE  | Set the FIFO operation mode.<br>00: Bypass (disabled)<br>01: Stream mode - Frames are overwritten when the FIFO full condition is reached. Supported only for 8, 16, 20 bytes frame size. When this mode is selected for 32 or 64 bytes frame sizes, FIFO remains in Bypass mode.<br>10: Stop-on-full mode - Frames are not stored in FIFO once the FIFO full condition is reached.<br>11: Reserved<br><br>Can be changed on-the-fly. |
| 5:0                                                                                                  | FIFO_DEPTH | Set the FIFO depth in bytes.<br><br>000111: Sets FIFO depth to 2K bytes (recommended setting)<br>011111: Sets FIFO depth to 8K bytes (valid when all APEX features are disabled)<br>Others: Reserved<br><br>Can be changed when FIFO is disabled (Bypass mode).                                                                                                                                                                       |

## 16.29 FIFO\_CONFIG1\_0

| Name: FIFO_CONFIG1_0<br>Address: 30 (1Eh)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                 |                                                                                                                                                                                                                                                                                                                  |
|--------------------------------------------------------------------------------------------------------|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME            | FUNCTION                                                                                                                                                                                                                                                                                                         |
| 7:0                                                                                                    | FIFO_WM_TH[7:0] | Lower bits of FIFO watermark threshold. When set to 0, the watermark is disabled. When writing new threshold value, user must first write threshold LSByte (bits [7:0]), then MSByte (bits [15:8]). New threshold register value will take effect only when MSByte is written.<br><br>Can be changed on-the-fly. |

## 16.30 FIFO\_CONFIG1\_1

| Name: FIFO_CONFIG1_1<br>Address: 31 (1Fh)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                  |                                                                                                                                                                                                                                                                                                                  |
|--------------------------------------------------------------------------------------------------------|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME             | FUNCTION                                                                                                                                                                                                                                                                                                         |
| 7:0                                                                                                    | FIFO_WM_TH[15:8] | Upper bits of FIFO watermark threshold. When set to 0, the watermark is disabled. When writing new threshold value, user must first write threshold LSByte (bits [7:0]), then MSByte (bits [15:8]). New threshold register value will take effect only when MSByte is written.<br><br>Can be changed on-the-fly. |

## 16.31 FIFO\_CONFIG2

| Name: FIFO_CONFIG2<br>Address: 32 (20h)<br>Serial IF: R/W<br>Reset value: 0x20<br>Clock Domain: MCLK |                  |                                                                                                                                                                                                                                                                                                                                                |
|------------------------------------------------------------------------------------------------------|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME             | FUNCTION                                                                                                                                                                                                                                                                                                                                       |
| 7                                                                                                    | FIFO_FLUSH       | FIFO flush command. When set high the FIFO is flushed, meaning the pointers and control logic is reset. Configuration registers are not reset.<br><br>Can be changed on-the-fly.                                                                                                                                                               |
| 6:4                                                                                                  | -                | Reserved                                                                                                                                                                                                                                                                                                                                       |
| 3                                                                                                    | FIFO_WR_WM_GT_TH | Set write watermark interrupt generating condition:<br><br>0: Write watermark interrupt generated when FIFO data count is equal to the FIFO watermark threshold<br>1: Write watermark interrupt generated when FIFO data count is greater than or equal to FIFO watermark threshold<br><br>Can be changed when FIFO is disabled (Bypass mode). |
| 2:0                                                                                                  | -                | Reserved                                                                                                                                                                                                                                                                                                                                       |

### 16.32 FIFO\_CONFIG3

| Name: FIFO_CONFIG3<br>Address: 33 (21h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|------------------------------------------------------------------------------------------------------|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME          | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7:6                                                                                                  | -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 5                                                                                                    | FIFO_ES1_EN   | Enable External Sensor 1 data insertion into FIFO frame                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 4                                                                                                    | FIFO_ES0_EN   | Enable External Sensor 0 data insertion into FIFO frame                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 3                                                                                                    | FIFO_HIRES_EN | Enable high resolution accel and gyro data insertion into FIFO frame                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2                                                                                                    | FIFO_GYRO_EN  | Enable gyro data insertion into FIFO frame                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 1                                                                                                    | FIFO_ACCEL_EN | Enable accel data insertion into FIFO frame                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 0                                                                                                    | FIFO_IF_EN    | <p>Enable Sensor Registers write interface to FIFO. This interface should be enabled when the FIFO is also enabled (i.e., not in bypass mode). A standard enable sequence is:</p> <ol style="list-style-type: none"> <li>1) Enable FIFO.</li> <li>2) Enable Sensor Registers to FIFO interface.</li> </ol> <p>The opposite sequence should be used for the disable.</p> <p>To prevent power drain, FIFO_IF_EN should be set to 0 if FIFO is in bypass mode.</p> <p>Can be changed on-the-fly.</p> |

### 16.33 FIFO\_CONFIG4

| Name: FIFO_CONFIG4<br>Address: 34 (22h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                       |                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------------------------------------------------------------------------------------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME                  | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                    |
| 7:6                                                                                                  | -                     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                    |
| 5:3                                                                                                  | FIFO_COMP_NC_FLOW_CFG | Configures the compression algorithm to write non-compressed packets to FIFO at a certain rate<br><br>000: Non-compressed packet flow is disabled<br>001: Non-compressed packet every 8 frames<br>010: Non-compressed packet every 16 frames<br>011: Non-compressed packet every 32 frames<br>100: Non-compressed packet every 64 frames<br>101: Non-compressed packet every 128 frames<br>Others: Reserved |
| 2                                                                                                    | FIFO_COMP_EN          | 0: FIFO compression disabled<br>1: FIFO compression enabled                                                                                                                                                                                                                                                                                                                                                 |
| 1                                                                                                    | FIFO_TMST_FSYNC_EN    | Enable the insertion of the Timestamp or FSYNC data into FIFO frame<br><br>0: No Timestamp/FSYNC data inserted into FIFO frame (timestamp fields are 0x0000). FSYNC_TAG_EN bit in FIFO header is 0.<br>1: Timestamp/FSYNC data inserted into FIFO frame. FSYNC_TAG_EN bit in FIFO header is set on an FSYNC trigger event.                                                                                  |
| 0                                                                                                    | FIFO_ES0_6B_9B        | Select number of valid bytes provided by External Sensor 0<br>0: 6 bytes<br>1: 9 bytes                                                                                                                                                                                                                                                                                                                      |

### 16.34 TMST\_WOM\_CONFIG

| Name: TMST_WOM_CONFIG<br>Address: 35 (23h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                                                                                                                                     |
|---------------------------------------------------------------------------------------------------------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                     | NAME          | FUNCTION                                                                                                                                                                                                                                                                                                                            |
| 7                                                                                                       | -             | Reserved                                                                                                                                                                                                                                                                                                                            |
| 6                                                                                                       | TMST_DELTA_EN | Time Stamp Delta Enable<br><br>0: Time stamp field does not contain the measurement of time since the last occurrence of trigger event<br>1: Time stamp field contains the measurement of time since the last occurrence of trigger event                                                                                           |
| 5                                                                                                       | TMST_RESOL    | Time Stamp Resolution<br><br>0: 1 $\mu$ s<br>1: 16 $\mu$ s                                                                                                                                                                                                                                                                          |
| 4                                                                                                       | WOM_EN        | Wake on Motion Enable<br><br>0: Wake on Motion not enabled<br>1: Wake on Motion enabled                                                                                                                                                                                                                                             |
| 3                                                                                                       | WOM_MODE      | Wake on Motion Mode<br><br>0: Initial sample is stored. Future samples are compared to initial sample<br>1: Compare current sample to previous sample                                                                                                                                                                               |
| 2                                                                                                       | WOM_INT_MODE  | Wake on Motion Interrupt<br><br>0: Off<br>1: On                                                                                                                                                                                                                                                                                     |
| 1:0                                                                                                     | WOM_INT_DUR   | Wake on Motion Interrupt Duration<br><br>00: Wake on Motion interrupt asserted at first over-threshold event<br>01: Wake on Motion interrupt asserted at second over-threshold event<br>10: Wake on Motion interrupt asserted at third over-threshold event<br>11: Wake on Motion interrupt asserted at fourth over-threshold event |

### 16.35 FSYNC\_CONFIG0

| Name: FSYNC_CONFIG0<br>Address: 36 (24h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                         |                                                                                                                                                                                                                                                                                                                                                                                                              |
|-------------------------------------------------------------------------------------------------------|-------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME                    | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                     |
| 7:4                                                                                                   | -                       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                     |
| 3                                                                                                     | AP_FSYNC_FLAG_CLEAR_SEL | Select the AP/UI FSYNC flag clear policy.<br><br>0: The FSYNC flag is cleared when UI/AP sensor register is updated.<br>1: The FSYNC flag is cleared when UI/AP serial interface reads the sensor register LSB of FSYNC tagged axis.                                                                                                                                                                         |
| 2:0                                                                                                   | AP_FSYNC_SEL            | Select the AP/UI sensor that will carry the FSYNC tagging.<br><br>0: FSYNC tagging is disabled<br>1: Tag FSYNC flag to TEMP_DATA_UI LSB<br>2: Tag FSYNC flag to GYRO_DATA_X_UI LSB<br>3: Tag FSYNC flag to GYRO_DATA_Y_UI LSB<br>4: Tag FSYNC flag to GYRO_DATA_Z_UI LSB<br>5: Tag FSYNC flag to ACCEL_DATA_X_UI LSB<br>6: Tag FSYNC flag to ACCEL_DATA_Y_UI LSB<br>7: Tag FSYNC flag to ACCEL_DATA_Z_UI LSB |

### 16.36 FSYNC\_CONFIG1

| Name: FSYNC_CONFIG1<br>Address: 37 (25h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                           |                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------------------------------------------------------------------------------------------------|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME                      | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 7:4                                                                                                   | -                         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 3                                                                                                     | AUX1_FSYNC_FLAG_CLEAR_SEL | Select the AUX1 FSYNC flag clear policy.<br><br>0: The FSYNC flag is cleared when AUX1 sensor register is updated .<br>1: The FSYNC flag is cleared when AUX1 serial interface reads the sensor register LSB of FSYNC tagged axis.                                                                                                                                                                                        |
| 2:0                                                                                                   | AUX1_FSYNC_SEL            | Select the AUX1 sensor that will carry the FSYNC tagging.<br><br>0: FSYNC tagging is disabled<br>1: Tag FSYNC flag to TEMP_DATA_AUX1 LSB<br>2: Tag FSYNC flag to GYRO_DATA_X_AUX1 LSB<br>3: Tag FSYNC flag to GYRO_DATA_Y_AUX1 LSB<br>4: Tag FSYNC flag to GYRO_DATA_Z_AUX1 LSB<br>5: Tag FSYNC flag to ACCEL_DATA_X_AUX1 LSB<br>6: Tag FSYNC flag to ACCEL_DATA_Y_AUX1 LSB<br>7: Tag FSYNC flag to ACCEL_DATA_Z_AUX1 LSB |

### 16.37 RTC\_CONFIG

| Name: RTC_CONFIG<br>Address: 38 (26h)<br>Serial IF: R/W<br>Reset value: 0x03<br>Clock Domain: MCLK |           |                                                                                                                                                                                                                                                                                                                        |
|----------------------------------------------------------------------------------------------------|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                | NAME      | FUNCTION                                                                                                                                                                                                                                                                                                               |
| 7                                                                                                  | -         | Reserved                                                                                                                                                                                                                                                                                                               |
| 6                                                                                                  | RTC_ALIGN | RTC align bit. Re-align command is generated by writing 1 to this bit.                                                                                                                                                                                                                                                 |
| 5                                                                                                  | RTC_MODE  | 0: RTC functionality not enabled.<br>1: RTC functionality enabled.<br><br>If also the I3C <sup>SM</sup> Synchronous Mode functionality is enabled, then setting this bit to 1 will have no effect. RTC functionality can be enabled only if ACCEL_LP_CLK_SEL is set to 1; otherwise device may not behave as expected. |
| 4:0                                                                                                | -         | Reserved                                                                                                                                                                                                                                                                                                               |

### 16.38 DMP\_EXT\_SEN\_ODR\_CFG

| Name: DMP_EXT_SEN_ODR_CFG<br>Address: 39 (27h)<br>Serial IF: R/W<br>Reset value: 0x01<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                                                                                                 |
|-------------------------------------------------------------------------------------------------------------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME          | FUNCTION                                                                                                                                                                                                                                                                                        |
| 7                                                                                                           | -             | Reserved                                                                                                                                                                                                                                                                                        |
| 6                                                                                                           | EXT_SENSOR_EN | 0: Disables generation of ODR event for external sensor operation per the setting of EXT_ODR.<br>1: Enables generation of ODR event for external sensor operation per the setting of EXT_ODR.                                                                                                   |
| 5:3                                                                                                         | EXT_ODR       | I <sup>2</sup> C master external sensor ODR<br><br>000: 3.125Hz<br>001: 6.25Hz<br>010: 12.5Hz<br>011: 25Hz<br>100: 50Hz<br>101: 100Hz<br>110: 200Hz<br>111: 400Hz                                                                                                                               |
| 2:0                                                                                                         | APEX_ODR      | DMP Output Data Rate. APEX_ODR should be smaller than or equal to both ACCEL_ODR and GYRO_ODR. All rates shown below except 800Hz can be set if Accel UI/AP in in LP mode. Accel UI/AP must be in LN mode to set 800Hz.<br><br>000: 25Hz<br>001: 50Hz<br>010: 100Hz<br>011: 200Hz<br>100: 400Hz |

|  |  |                                              |
|--|--|----------------------------------------------|
|  |  | 101: 800Hz<br>110: Reserved<br>111: Reserved |
|--|--|----------------------------------------------|

### 16.39 ODR\_DECIMATE\_CONFIG

| Name: ODR_DECIMATE_CONFIG<br>Address: 40 (28h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                    |                                                                                                                                                                                                                                                                                                |
|-------------------------------------------------------------------------------------------------------------|--------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME               | FUNCTION                                                                                                                                                                                                                                                                                       |
| 7:4                                                                                                         | GYRO_FIFO_ODR_DEC  | Decimation factor for Gyroscope FIFO data:<br><br>0000: 1 (same are input ODR)<br>0001: 2<br>0010: 4<br>0011: 8<br>0100: 16<br>0101: 32<br>0110: 64<br>0111: 128<br>1000: 256<br>1001: 512<br>1010: 1024<br>1011: 2048<br>1100: 4096<br>1101: Reserved<br>1110: Reserved<br>1111: Reserved     |
| 3:0                                                                                                         | ACCEL_FIFO_ODR_DEC | Decimation factor for Accelerometer FIFO data:<br><br>0000: 1 (same are input ODR)<br>0001: 2<br>0010: 4<br>0011: 8<br>0100: 16<br>0101: 32<br>0110: 64<br>0111: 128<br>1000: 256<br>1001: 512<br>1010: 1024<br>1011: 2048<br>1100: 4096<br>1101: Reserved<br>1110: Reserved<br>1111: Reserved |

#### 16.40 EDMP\_APEX\_EN0

| Name: EDMP_APEX_EN0<br>Address: 41 (29h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |           |                                                                                                |
|-------------------------------------------------------------------------------------------------------|-----------|------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME      | FUNCTION                                                                                       |
| 7                                                                                                     | RESERVED4 | Reserved for future use - Set 1 to enable eDMP to run extended custom algorithm from RAM image |
| 6                                                                                                     | RESERVED3 | Reserved for future use - Set 1 to enable eDMP to run extended custom algorithm from RAM image |
| 5                                                                                                     | FF_EN     | Set 1 to enable Freefall algorithm                                                             |
| 4                                                                                                     | RESERVED2 | Reserved for future use - Set 1 to enable eDMP to run extended custom algorithm from RAM image |
| 3                                                                                                     | RESERVED1 | Reserved for future use - Set 1 to enable eDMP to run extended custom algorithm from RAM image |
| 2                                                                                                     | RESERVED0 | Reserved for future use - Set 1 to enable eDMP to run extended custom algorithm from RAM image |
| 1                                                                                                     | SIF_EN    | Set 1 to enable SIF algorithm                                                                  |
| 0                                                                                                     | TAP_EN    | Set 1 to enable Tap algorithm                                                                  |

#### 16.41 EDMP\_APEX\_EN1

| Name: EDMP_APEX_EN1<br>Address: 42 (2Ah)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                        |                                                                                                                               |
|-------------------------------------------------------------------------------------------------------|------------------------|-------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME                   | FUNCTION                                                                                                                      |
| 7                                                                                                     | -                      | Reserved                                                                                                                      |
| 6                                                                                                     | EDMP_ENABLE            | Set 1 to enable eDMP                                                                                                          |
| 5                                                                                                     | FEATURE3_EN            | Set 1 to enable eDMP to run algorithms from RAM image                                                                         |
| 4                                                                                                     | GAF_EN                 | Set 1 to enable GAF                                                                                                           |
| 3                                                                                                     | -                      | Reserved                                                                                                                      |
| 2                                                                                                     | POWER_SAVE_EN          | Set 1 to enable power save mode                                                                                               |
| 1                                                                                                     | INIT_EN                | This bit is set by the host to indicate: eDMP executes only the segment of code that initialize constants used by algorithms. |
| 0                                                                                                     | SOFT_HARD_IRON_CORR_EN | Set 1 to enable soft iron hard iron correction                                                                                |

## 16.42 APEX\_BUFFER\_MGMT

Name: APEX\_BUFFER\_MGMT  
 Address: 43 (2Bh)  
 Serial IF: R/W (bits 5:4 are R only)  
 Reset value: 0x00  
 Clock Domain: MCLK

| BIT | NAME                  | FUNCTION                                                                                                                                                                                                                                        |
|-----|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | FF_DURATION_HOST_RPTR | LSB indicates SRAM address for host to read; MSB indicates size 2 buffer wrap around<br><br>00: Host reads buffer 0<br>01: Host reads buffer 1<br>10: Host reads buffer 0<br>11: Host reads buffer 1                                            |
| 5:4 | FF_DURATION_EDMP_WPTR | Read only register field: LSB indicates SRAM address for eDMP to write; MSB indicates size 2 buffer wrap around<br><br>00: eDMP writes to buffer 0<br>01: eDMP writes to buffer 1<br>10: eDMP writes to buffer 0<br>11: eDMP writes to buffer 1 |
| 3:0 | -                     | Reserved                                                                                                                                                                                                                                        |

## 16.43 INTF\_CONFIG0

Name: INTF\_CONFIG0  
 Address: 44 (2Ch)  
 Serial IF: R/W (bits 1 and 0 are Read only)  
 Reset value: 0x8A  
 Clock Domain: MCLK

| BIT | NAME                   | FUNCTION                                                                                                                                                                                                                                 |
|-----|------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | -                      | Reserved                                                                                                                                                                                                                                 |
| 5   | VIRTUAL_ACCESS_AUX1_EN | Enable AUX1 virtual access by host interface<br><br>0: AUX1 virtual access by host interface not enabled<br>1: AUX1 virtual access by host enabled; AUX1 registers are accessible by host interface but not accessible by AUX1 interface |
| 4:2 | -                      | Reserved                                                                                                                                                                                                                                 |
| 1   | AP_SPI_34_MODE         | Read only register field, shows OTP trim for UI interface SPI in 3-wire or 4-wire mode<br>0: 3-wire mode<br>1: 4-wire mode                                                                                                               |
| 0   | AP_SPI_MODE            | Read only register field, shows OTP trim for UI interface SPI mode selection<br>0: SPI mode 0 or 3<br>1: SPI mode 1 or 2                                                                                                                 |

#### 16.44 INTF\_CONFIG1\_OVRD

| Name: INTF_CONFIG1_OVRD<br>Address: 45 (2Dh)<br>Serial IF: R/W<br>Reset value: 0x0C<br>Clock Domain: SCLK |                         |                                                                                                                             |
|-----------------------------------------------------------------------------------------------------------|-------------------------|-----------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                    | FUNCTION                                                                                                                    |
| 7:4                                                                                                       | -                       | Reserved                                                                                                                    |
| 3                                                                                                         | AP_SPI_34_MODE_OVRD     | 0: Override disable for AP interface SPI 4-wire/3-wire modes<br>1: Override enable for AP interface SPI 4-wire/3-wire modes |
| 2                                                                                                         | AP_SPI_34_MODE_OVRD_VAL | Override value for AP interface SPI 4-wire/3-wire modes<br><br>0: SPI 3-wire mode<br>1: SPI 4-wire mode                     |
| 1                                                                                                         | AP_SPI_MODE_OVRD        | 0: Override disable for AP interface SPI_MODE value<br>1: Override enable for AP interface SPI_MODE value                   |
| 0                                                                                                         | AP_SPI_MODE_OVRD_VAL    | Override value for AP interface SPI Mode<br><br>0: SPI mode 0 or 3<br>1: SPI mode 1 or 2                                    |

#### 16.45 INTF\_AUX\_CONFIG

| Name: INTF_AUX_CONFIG<br>Address: 46 (2Eh)<br>Serial IF: R/W<br>Reset value: 0x02<br>Clock Domain: MCLK |                  |                                                                                  |
|---------------------------------------------------------------------------------------------------------|------------------|----------------------------------------------------------------------------------|
| BIT                                                                                                     | NAME             | FUNCTION                                                                         |
| 7:2                                                                                                     | -                | Reserved                                                                         |
| 1                                                                                                       | AUX1_SPI_34_MODE | Configures AUX1 SPI in 3-wire or 4-wire mode<br>0: 3-wire mode<br>1: 4-wire mode |
| 0                                                                                                       | AUX1_SPI_MODE    | AUX1 SPI mode selection<br>0: SPI mode 0 or 3<br>1: SPI mode 1 or 2              |

#### 16.46 IOC\_PAD\_SCENARIO

| Name: IOC_PAD_SCENARIO<br>Address: 47 (2Fh)<br>Serial IF: R<br>Reset value: 0x03<br>Clock Domain: MCLK |             |                                                                                                                                                                                                                                                    |
|--------------------------------------------------------------------------------------------------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME        | FUNCTION                                                                                                                                                                                                                                           |
| 7:3                                                                                                    | -           | Reserved                                                                                                                                                                                                                                           |
| 2:1                                                                                                    | AUX1_MODE   | Read only register field, effective only when AUX1_ENABLE is 1. Selects AUX1 mode:<br><br>00: AUX1 in SPI Slave mode<br>01: AUX1 in I2C Master mode<br>10: AUX1 in I2C Master Bypass mode (Enable only when AP is not in SPI mode)<br>11: Reserved |
| 0                                                                                                      | AUX1_ENABLE | Read only register field, enable or disable AUX1<br>0: AUX1 disabled<br>1: AUX1 enabled                                                                                                                                                            |

#### 16.47 IOC\_PAD\_SCENARIO\_AUX\_OVRD

| Name: IOC_PAD_SCENARIO_AUX_OVRD<br>Address: 48 (30h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                      |                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------------------------------------------------------------------------------------------------------------|----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                               | NAME                 | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                  |
| 7:5                                                                                                               | -                    | Reserved                                                                                                                                                                                                                                                                                                                                                                                  |
| 4                                                                                                                 | AUX1_MODE_OVRD       | Override enable for AUX1_MODE<br>0: Disable<br>1: Enable                                                                                                                                                                                                                                                                                                                                  |
| 3:2                                                                                                               | AUX1_ENABLE_OVRD_VAL | Override value for AUX1_ENABLE. Effective only when AUX1_ENABLE is 1. Selects modes of AUX1 use:<br><br>0: AUX1 in SPI Slave mode<br>1: AUX1 in I2C Master mode<br>2: AUX1 in I2C Master Bypass mode (enable only when AP is not in SPI mode)<br><br>Note: When enabling the I2C Master Bypass mode, this register should be programmed individually, not as part of a burst transaction. |
| 1                                                                                                                 | AUX1_ENABLE_OVRD     | Override enable for AUX1_ENABLE<br>0: Disable<br>1: Enable                                                                                                                                                                                                                                                                                                                                |
| 0                                                                                                                 | AUX1_ENABLE_OVRD_VAL | Override value for AUX1_ENABLE<br><br>0: AUX1 disabled<br>1: AUX1 enabled                                                                                                                                                                                                                                                                                                                 |

### 16.48 IOC\_PAD\_SCENARIO\_OVRD

| Name: IOC_PAD_SCENARIO_OVRD<br>Address: 49 (31h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: SCLK |                        |                                                                                                                                  |
|---------------------------------------------------------------------------------------------------------------|------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                           | NAME                   | FUNCTION                                                                                                                         |
| 7:3                                                                                                           | -                      | Reserved                                                                                                                         |
| 2                                                                                                             | PADS_INT2_CFG_OVRD     | Override enable for PADS_INT2_CFG<br>0: Disable<br>1: Enable                                                                     |
| 1:0                                                                                                           | PADS_INT2_CFG_OVRD_VAL | Override value. Selects how pin 9 is used.<br>0: INT2 is selected<br>1: FSYNC is selected<br>2: CLKIN is selected<br>3: Reserved |

### 16.49 DRIVE\_CONFIG0

| Name: DRIVE_CONFIG0<br>Address: 50 (32h)<br>Serial IF: R/W<br>Reset value: 0x04<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|-------------------------------------------------------------------------------------------------------|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 7                                                                                                     | -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 6:4                                                                                                   | PADS_I2C_SLEW | Slew rate control for any pin in the I <sup>2</sup> C mode of operation, including pins on the AP serial interface when device is a client device of an I <sup>2</sup> C bus, including pins on the AUX1 serial interface when device is a master device of an I <sup>2</sup> C bus. Setting of the slew rate takes effect 1.5μs after the register is programmed.<br>100: MIN: 3 ns; TYP: 20 ns; MAX: 136 ns<br>110: MIN: 2 ns; TYP: 7 ns; MAX: 84 ns<br>Others: Reserved |
| 3:1                                                                                                   | PADS_SPI_SLEW | Slew rate control for any pin in the SPI mode of operation. Setting of the slew rate takes effect 1.5μs after the register is programmed.<br>000: MIN: 12 ns; TYP: 38 ns; MAX: 106 ns<br>001: MIN: 4 ns; TYP: 14 ns; MAX: 45 ns<br>010: MIN: 3 ns; TYP: 10 ns; MAX: 37 ns<br>011: MIN: 2 ns; TYP: 7 ns; MAX: 25 ns<br>100: MIN: 1 ns; TYP: 5 ns; MAX: 17 ns<br>101: MIN: 1 ns; TYP: 4 ns; MAX: 14 ns<br>11x: MIN: 0.1 ns; TYP: 0.5 ns; MAX: 6 ns                           |
| 0                                                                                                     | -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |

## 16.50 DRIVE\_CONFIG1

| Name: DRIVE_CONFIG1<br>Address: 51 (33h)<br>Serial IF: R/W<br>Reset value: 0x2D<br>Clock Domain: MCLK |                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-------------------------------------------------------------------------------------------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME              | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 7:6                                                                                                   | -                 | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 5:3                                                                                                   | PADS_I3C_DDR_SLEW | Slew rate control when device is in I3C <sup>SM</sup> DDR protocol. Setting of the slew rate takes effect 1.5μs after the register is programmed.<br><br>000: MIN: 12 ns; TYP: 38 ns; MAX: 106 ns<br>001: MIN: 4 ns; TYP: 14 ns; MAX: 45 ns<br>010: MIN: 3 ns; TYP: 10 ns; MAX: 37 ns<br>011: MIN: 2 ns; TYP: 7 ns; MAX: 25 ns<br>100: MIN: 1 ns; TYP: 5 ns; MAX: 17 ns<br>101: MIN: 1 ns; TYP: 4 ns; MAX: 14 ns<br>11x: MIN: 0.1 ns; TYP: 0.5 ns; MAX: 6 ns |
| 2:0                                                                                                   | PADS_I3C_SDR_SLEW | Slew rate control when device is in I3C <sup>SM</sup> SDR protocol. Setting of the slew rate takes effect 1.5μs after the register is programmed.<br><br>000: MIN: 12 ns; TYP: 38 ns; MAX: 106 ns<br>001: MIN: 4 ns; TYP: 14 ns; MAX: 45 ns<br>010: MIN: 3 ns; TYP: 10 ns; MAX: 37 ns<br>011: MIN: 2 ns; TYP: 7 ns; MAX: 25 ns<br>100: MIN: 1 ns; TYP: 5 ns; MAX: 17 ns<br>101: MIN: 1 ns; TYP: 4 ns; MAX: 14 ns<br>11x: MIN: 0.1 ns; TYP: 0.5 ns; MAX: 6 ns |

## 16.51 DRIVE\_CONFIG2

| Name: DRIVE_CONFIG2<br>Address: 52 (34h)<br>Serial IF: R/W<br>Reset value: 0x02<br>Clock Domain: MCLK |           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-------------------------------------------------------------------------------------------------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME      | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 7:3                                                                                                   | -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 2:0                                                                                                   | PADS_SLEW | Slew rate control for INT1 pin at all times. Slew rate control for all pins before OTP copy operation is completed. Setting of the slew rate takes effect 1.5μs after the register is programmed.<br><br>000: MIN: 12 ns; TYP: 38 ns; MAX: 106 ns<br>001: MIN: 4 ns; TYP: 14 ns; MAX: 45 ns<br>010: MIN: 3 ns; TYP: 10 ns; MAX: 37 ns<br>011: MIN: 2 ns; TYP: 7 ns; MAX: 25 ns<br>100: MIN: 1 ns; TYP: 5 ns; MAX: 17 ns<br>101: MIN: 1 ns; TYP: 4 ns; MAX: 14 ns<br>11x: MIN: 0.1 ns; TYP: 0.5 ns; MAX: 6 ns |

## 16.52 REG\_MISC1

| Name: REG_MISC1<br>Address: 53 (35h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |             |                                                                                                                                                                                                                                                                                   |
|---------------------------------------------------------------------------------------------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                               | NAME        | FUNCTION                                                                                                                                                                                                                                                                          |
| 7:4                                                                                               | -           | Reserved                                                                                                                                                                                                                                                                          |
| 3:0                                                                                               | OSC_ID_OVRD | Selects MCLK source.<br><br>0000: MCLK source requested by internal logic (default)<br>0010: Requests internal relaxation oscillator<br>1000: Requests external clock<br>Rest: Reserved<br><br>The selected clock source is the highest index that's requested and that is ready. |

### 16.53 INT\_APEX\_CONFIG0

Name: INT\_APEX\_CONFIG0

Address: 57 (39h)

Serial IF: R/W

Reset value: 0x00

Clock Domain: MCLK

| BIT | NAME                           | FUNCTION                                                                                                                                                                                                                                                                                         |
|-----|--------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | INT_STATUS_MASK_PIN_EXT2_DET   | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling, this is to enable the interrupt pin assertion when the int_status_ext2_det status bit from INT_APEX_STATUS0 is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion |
| 6   | INT_STATUS_MASK_PIN_FF_DET     | Enable interrupt pin assertion when the INT_STATUS_FF_DET status bit is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion                                                                                                                                             |
| 5   | INT_STATUS_MASK_PIN_EXT1_DET   | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling, this is to enable the interrupt pin assertion when the int_status_ext1_det status bit from INT_APEX_STATUS0 is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion |
| 4   | INT_STATUS_MASK_PIN_EXT0_DET   | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling, this is to enable the interrupt pin assertion when the int_status_ext0_det status bit from INT_APEX_STATUS0 is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion |
| 3   | INT_STATUS_MASK_PIN_SIF_DET    | For the SIF detection event, this is to enable the interrupt pin assertion when the int_status_sif_detect status bit is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion                                                                                             |
| 2   | INT_STATUS_MASK_PIN_LOW_G_DET  | Enable interrupt pin assertion when the INT_STATUS_LOW_G_DET status bit is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion                                                                                                                                          |
| 1   | INT_STATUS_MASK_PIN_HIGH_G_DET | Enable interrupt pin assertion when the INT_STATUS_HIGH_G_DET status bit is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion                                                                                                                                         |
| 0   | INT_STATUS_MASK_PIN_TAP_DET    | Enable interrupt pin assertion when the INT_STATUS_TAP_DET status bit is 1.                                                                                                                                                                                                                      |

|  |  |                                                                    |
|--|--|--------------------------------------------------------------------|
|  |  | 0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion |
|--|--|--------------------------------------------------------------------|

#### 16.54 INT\_APEX\_CONFIG1

| Name: INT_APEX_CONFIG1<br>Address: 58 (3Ah)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                                    |                                                                                                                                                                                                                                                                                                  |
|----------------------------------------------------------------------------------------------------------|------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                      | NAME                               | FUNCTION                                                                                                                                                                                                                                                                                         |
| 7                                                                                                        | -                                  | Reserved                                                                                                                                                                                                                                                                                         |
| 6                                                                                                        | INT_STATUS_MASK_PIN_EXT6_DET       | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling, this is to enable the interrupt pin assertion when the int_status_ext6_det status bit from INT_APEX_STATUS1 is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion |
| 5                                                                                                        | INT_STATUS_MASK_PIN_EXT5_DET       | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling, this is to enable the interrupt pin assertion when the int_status_ext5_det status bit from INT_APEX_STATUS1 is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion |
| 4                                                                                                        | INT_STATUS_MASK_PIN_SA_DONE        | 0: Enable interrupt generation when Secure Authentication is done<br>1: Disable interrupt generation for Secure Authentication                                                                                                                                                                   |
| 3                                                                                                        | -                                  | Reserved                                                                                                                                                                                                                                                                                         |
| 2                                                                                                        | INT_STATUS_MASK_PIN_SELF_TEST_DONE | 0: Enable interrupt generation when self-test is done<br>1: Disable interrupt generation for self-test                                                                                                                                                                                           |
| 1                                                                                                        | INT_STATUS_MASK_PIN_EXT4_DET       | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling, this is to enable the interrupt pin assertion when the int_status_ext4_det status bit from INT_APEX_STATUS1 is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion |
| 0                                                                                                        | INT_STATUS_MASK_PIN_EXT3_DET       | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling, this is to enable the interrupt pin assertion when the int_status_ext3_det status bit from INT_APEX_STATUS1 is 1.<br><br>0: Enable Interrupt pin assertion<br>1: No Interrupt pin assertion |

## 16.55 INT\_APEX\_STATUS0

Name: INT\_APEX\_STATUS0

Address: 59 (3Bh)

Serial IF: R/C

Reset value: 0x00

Clock Domain: MCLK

| BIT | NAME                  | FUNCTION                                                                                                                                                                                        |
|-----|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | INT_STATUS_EXT2_DET   | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling.<br><br>0: Ext2 Detection interrupt did not occur.<br>1: Ext2 Detection interrupt occurred. |
| 6   | INT_STATUS_FF_DET     | 0: Freefall interrupt did not occur.<br>1: Freefall interrupt occurred.                                                                                                                         |
| 5   | INT_STATUS_EXT1_DET   | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling.<br><br>0: Ext1 Detection interrupt did not occur.<br>1: Ext1 Detection interrupt occurred. |
| 4   | INT_STATUS_EXT0_DET   | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling.<br><br>0: Ext0 Detection interrupt did not occur.<br>1: Ext0 Detection interrupt occurred. |
| 3   | INT_STATUS_SIF_DET    | 0: SIF Detection interrupt did not occur.<br>1: SIF Detection interrupt occurred.                                                                                                               |
| 2   | INT_STATUS_LOW_G_DET  | 0: LowG Detection interrupt did not occur.<br>1: LowG Detection interrupt occurred.                                                                                                             |
| 1   | INT_STATUS_HIGH_G_DET | 0: HighG Detection interrupt did not occur.<br>1: HighG Detection interrupt occurred.                                                                                                           |
| 0   | INT_STATUS_TAP_DET    | 0: Tap Detection interrupt did not occur.<br>1: Tap Detection interrupt occurred.                                                                                                               |

### 16.56 INT\_APEX\_STATUS1

| Name: INT_APEX_STATUS1<br>Address: 60 (3Ch)<br>Serial IF: R/C<br>Reset value: 0x00<br>Clock Domain: MCLK |                          |                                                                                                                                                                                                 |
|----------------------------------------------------------------------------------------------------------|--------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                      | NAME                     | FUNCTION                                                                                                                                                                                        |
| 7                                                                                                        | -                        | Reserved                                                                                                                                                                                        |
| 6                                                                                                        | INT_STATUS_EXT6_DET      | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling.<br><br>0: Ext6 Detection interrupt did not occur.<br>1: Ext6 Detection interrupt occurred. |
| 5                                                                                                        | INT_STATUS_EXT5_DET      | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling.<br><br>0: Ext5 Detection interrupt did not occur.<br>1: Ext5 Detection interrupt occurred. |
| 4                                                                                                        | INT_STATUS_SA_DONE       | For EDMP_OUT interface.<br><br>0: Secure Authentication interrupt did not occur.<br>1: Secure Authentication interrupt occurred.                                                                |
| 3                                                                                                        | -                        | Reserved                                                                                                                                                                                        |
| 2                                                                                                        | INT_STATUS_SELFTEST_DONE | 0: Self-Test interrupt did not occur.<br>1: Self-Test interrupt occurred.                                                                                                                       |
| 1                                                                                                        | INT_STATUS_EXT4_DET      | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling.<br><br>0: Ext4 Detection interrupt did not occur.<br>1: Ext4 Detection interrupt occurred. |
| 0                                                                                                        | INT_STATUS_EXT3_DET      | Reserved for future use – If custom algorithm run from RAM image requires event detection signaling.<br><br>0: Ext3 Detection interrupt did not occur.<br>1: Ext3 Detection interrupt occurred. |

### 16.57 ACCEL\_DATA\_X1\_AUX1

| Name: ACCEL_DATA_X1_AUX1<br>Address: 68 (44h)<br>Serial IF: SYNCR<br>Reset value: 0x00<br>Clock Domain: SCLK |                         |                                               |
|--------------------------------------------------------------------------------------------------------------|-------------------------|-----------------------------------------------|
| BIT                                                                                                          | NAME                    | FUNCTION                                      |
| 7:0                                                                                                          | ACCEL_DATA_X_AUX1[15:8] | Upper byte of Accel X-axis data for AUX1 path |

## 16.58 ACCEL\_DATA\_X0\_AUX1

Name: ACCEL\_DATA\_X0\_AUX1  
Address: 69 (45h)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                   | FUNCTION                                      |
|-----|------------------------|-----------------------------------------------|
| 7:0 | ACCEL_DATA_X_AUX1[7:0] | Lower byte of Accel X-axis data for AUX1 path |

## 16.59 ACCEL\_DATA\_Y1\_AUX1

Name: ACCEL\_DATA\_Y1\_AUX1  
Address: 70 (46h)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                    | FUNCTION                                      |
|-----|-------------------------|-----------------------------------------------|
| 7:0 | ACCEL_DATA_Y_AUX1[15:8] | Upper byte of Accel Y-axis data for AUX1 path |

## 16.60 ACCEL\_DATA\_Y0\_AUX1

Name: ACCEL\_DATA\_Y0\_AUX1  
Address: 71 (47h)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                   | FUNCTION                                      |
|-----|------------------------|-----------------------------------------------|
| 7:0 | ACCEL_DATA_Y_AUX1[7:0] | Lower byte of Accel Y-axis data for AUX1 path |

## 16.61 ACCEL\_DATA\_Z1\_AUX1

Name: ACCEL\_DATA\_Z1\_AUX1  
Address: 72 (48h)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                    | FUNCTION                                      |
|-----|-------------------------|-----------------------------------------------|
| 7:0 | ACCEL_DATA_Z_AUX1[15:8] | Upper byte of Accel Z-axis data for AUX1 path |

## 16.62 ACCEL\_DATA\_Z0\_AUX1

Name: ACCEL\_DATA\_Z0\_AUX1  
Address: 73 (49h)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                   | FUNCTION                                      |
|-----|------------------------|-----------------------------------------------|
| 7:0 | ACCEL_DATA_Z_AUX1[7:0] | Lower byte of Accel Z-axis data for AUX1 path |

### 16.63 GYRO\_DATA\_X1\_AUX1

Name: GYRO\_DATA\_X1\_AUX1  
Address: 74 (4Ah)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                   | FUNCTION                                     |
|-----|------------------------|----------------------------------------------|
| 7:0 | GYRO_DATA_X_AUX1[15:8] | Upper byte of Gyro X-axis data for AUX1 path |

### 16.64 GYRO\_DATA\_X0\_AUX1

Name: GYRO\_DATA\_X0\_AUX1  
Address: 75 (4Bh)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                  | FUNCTION                                     |
|-----|-----------------------|----------------------------------------------|
| 7:0 | GYRO_DATA_X_AUX1[7:0] | Lower byte of Gyro X-axis data for AUX1 path |

### 16.65 GYRO\_DATA\_Y1\_AUX1

Name: GYRO\_DATA\_Y1\_AUX1  
Address: 76 (4Ch)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                   | FUNCTION                                     |
|-----|------------------------|----------------------------------------------|
| 7:0 | GYRO_DATA_Y_AUX1[15:8] | Upper byte of Gyro Y-axis data for AUX1 path |

### 16.66 GYRO\_DATA\_Y0\_AUX1

Name: GYRO\_DATA\_Y0\_AUX1  
Address: 77 (4Dh)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                  | FUNCTION                                     |
|-----|-----------------------|----------------------------------------------|
| 7:0 | GYRO_DATA_Y_AUX1[7:0] | Lower byte of Gyro Y-axis data for AUX1 path |

### 16.67 GYRO\_DATA\_Z1\_AUX1

Name: GYRO\_DATA\_Z1\_AUX1  
Address: 78 (4Eh)  
Serial IF: SYNCR  
Reset value: 0x00  
Clock Domain: SCLK

| BIT | NAME                   | FUNCTION                                     |
|-----|------------------------|----------------------------------------------|
| 7:0 | GYRO_DATA_Z_AUX1[15:8] | Upper byte of Gyro Z-axis data for AUX1 path |

### 16.68 GYRO\_DATA\_Z0\_AUX1

Name: GYRO\_DATA\_Z0\_AUX1  
 Address: 79 (4Fh)  
 Serial IF: SYNCR  
 Reset value: 0x00  
 Clock Domain: SCLK

| BIT | NAME                  | FUNCTION                                     |
|-----|-----------------------|----------------------------------------------|
| 7:0 | GYRO_DATA_Z_AUX1[7:0] | Lower byte of Gyro Z-axis data for AUX1 path |

### 16.69 TEMP\_DATA1\_AUX1

Name: TEMP\_DATA1\_AUX1  
 Address: 80 (50h)  
 Serial IF: SYNCR  
 Reset value: 0x00  
 Clock Domain: SCLK

| BIT | NAME                 | FUNCTION                                     |
|-----|----------------------|----------------------------------------------|
| 7:0 | TEMP_DATA_AUX1[15:8] | Upper byte of temperature data for AUX1 path |

### 16.70 TEMP\_DATA0\_AUX1

Name: TEMP\_DATA0\_AUX1  
 Address: 81 (51h)  
 Serial IF: SYNCR  
 Reset value: 0x00  
 Clock Domain: SCLK

| BIT | NAME                | FUNCTION                                     |
|-----|---------------------|----------------------------------------------|
| 7:0 | TEMP_DATA_AUX1[7:0] | Lower byte of temperature data for AUX1 path |

### 16.71 TMST\_FSYNCH\_AUX1

Name: TMST\_FSYNCH\_AUX1  
 Address: 82 (52h)  
 Serial IF: SYNCR  
 Reset value: 0x00  
 Clock Domain: SCLK

| BIT | NAME                        | FUNCTION                                                                                                                                                  |
|-----|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | TMST_FSYNCH_DATA_AUX1[15:8] | Stores the upper byte of the time delta from the rising edge of FSYNC to the latest ODR until the UI Interface reads the FSYNC tag in the status register |

### 16.72 TMST\_FSYNCL\_AUX1

| Name: TMST_FSYNCL_AUX1<br>Address: 83 (53h)<br>Serial IF: SYNCR<br>Reset value: 0x00<br>Clock Domain: SCLK |                           |                                                                                                                                                           |
|------------------------------------------------------------------------------------------------------------|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                        | NAME                      | FUNCTION                                                                                                                                                  |
| 7:0                                                                                                        | TMST_FSYNC_DATA_AUX1[7:0] | Stores the lower byte of the time delta from the rising edge of FSYNC to the latest ODR until the UI Interface reads the FSYNC tag in the status register |

### 16.73 PWR\_MGMT\_AUX1

| Name: PWR_MGMT_AUX1<br>Address: 84 (54h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                          |
|-------------------------------------------------------------------------------------------------------|---------------|----------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                 |
| 7:2                                                                                                   | -             | Reserved                                                                                                 |
| 1                                                                                                     | GYRO_AUX1_EN  | Enable AUX1 interface for the Gyroscope sensor.<br>0: OFF<br>1: ON<br><br>Can be changed on-the-fly.     |
| 0                                                                                                     | ACCEL_AUX1_EN | Enable AUX1 interface for the Accelerometer sensor.<br>0: OFF<br>1: ON<br><br>Can be changed on-the-fly. |

## 16.74 FS\_SEL\_AUX1

Name: FS\_SEL\_AUX1  
 Address: 85 (55h)  
 Serial IF: R/W  
 Reset value: 0x00  
 Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                                                                                                                                                                                                                             |
|-----|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | -                 | Reserved                                                                                                                                                                                                                                                                                                                                             |
| 6:3 | GYRO_AUX1_FS_SEL  | Full scale select for gyroscope AUX1 interface output<br>0000: $\pm 4000$ dps<br>0001: $\pm 2000$ dps<br>0010: $\pm 1000$ dps<br>0011: $\pm 500$ dps<br>0100: $\pm 250$ dps<br>0101: $\pm 125$ dps<br>0110: $\pm 62.5$ dps<br>0111: $\pm 31.25$ dps<br>1000: $\pm 15.625$ dps<br>Rest of the settings are reserved<br><br>Can be changed on-the-fly. |
| 2:0 | ACCEL_AUX1_FS_SEL | Full scale select for accelerometer AUX1 interface output<br>000: $\pm 32$ g<br>001: $\pm 16$ g<br>010: $\pm 8$ g<br>011: $\pm 4$ g<br>100: $\pm 2$ g<br>101: Reserved<br>110: Reserved<br>111: Reserved<br><br>Can be changed on-the-fly.                                                                                                           |

## 16.75 INT2\_CONFIG0

| Name: INT2_CONFIG0<br>Address: 86 (56h)<br>Serial IF: R/W<br>Reset value: 0x80<br>Clock Domain: MCLK |                               |                                                                                                                                                                                                 |
|------------------------------------------------------------------------------------------------------|-------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME                          | FUNCTION                                                                                                                                                                                        |
| 7                                                                                                    | INT2_STATUS_EN_RESET_DONE     | Enable interrupt status bit to flag the occurrence of Reset Done event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI or AUX1 interface.      |
| 6                                                                                                    | INT2_STATUS_EN_AUX1_AGC_RDY   | Enable interrupt status bit to flag the occurrence of AUX1 AGC Ready event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI or AUX1 interface.  |
| 5                                                                                                    | INT2_STATUS_EN_AP_AGC_RDY     | Enable interrupt status bit to flag the occurrence of UI AGC Ready event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI or AUX1 interface.    |
| 4                                                                                                    | INT2_STATUS_EN_AP_FSYNC       | Enable interrupt status bit to flag the occurrence of UI FSYNC event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI or AUX1 interface.        |
| 3                                                                                                    | INT2_STATUS_EN_AUX1_DRDY      | Enable interrupt status bit to flag the occurrence of AUX1 Data Ready event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI or AUX1 interface. |
| 2                                                                                                    | INT2_STATUS_EN_DRDY           | Enable interrupt status bit to flag the occurrence of UI Data Ready event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI or AUX1 interface.   |
| 1                                                                                                    | INT2_STATUS_EN_FIFO_THRESHOLD | Enable interrupt status bit to flag the occurrence of FIFO count $\geq$ FIFO threshold event on INT2                                                                                            |

|   |                          |                                                                                                                                                                                           |
|---|--------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|   |                          | 0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI or AUX1 interface.                                                                                      |
| 0 | INT2_STATUS_EN_FIFO_FULL | Enable interrupt status bit to flag the occurrence of FIFO full event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI or AUX1 interface. |

## 16.76 INT2\_CONFIG1

| Name: INT2_CONFIG1<br>Address: 87 (57h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                                 |                                                                                                                                                                                                 |
|------------------------------------------------------------------------------------------------------|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME                            | FUNCTION                                                                                                                                                                                        |
| 7                                                                                                    | -                               | Reserved                                                                                                                                                                                        |
| 6                                                                                                    | INT2_STATUS_EN_APEX_EVENT       | Enable interrupt status bit to flag the occurrence of APEX event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.                    |
| 5                                                                                                    | INT2_STATUS_EN_I2CM_DONE        | Enable interrupt status bit to flag the completion of I <sup>2</sup> C master event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface. |
| 4                                                                                                    | INT2_STATUS_EN_I3C_PROTOCOL_ERR | Enable interrupt status bit to flag the occurrence of I3C Protocol Error event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.      |
| 3                                                                                                    | INT2_STATUS_EN_WOM_Z            | Enable interrupt status bit to flag the occurrence of WOM on Z-axis event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.           |
| 2                                                                                                    | INT2_STATUS_EN_WOM_Y            | Enable interrupt status bit to flag the occurrence of WOM on Y-axis event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.           |
| 1                                                                                                    | INT2_STATUS_EN_WOM_X            | Enable interrupt status bit to flag the occurrence of WOM on X-axis event on INT2<br><br>0: Disable interrupt.<br>1: Enable interrupt.<br><br>Setting can be changed by UI interface.           |
| 0                                                                                                    | INT2_STATUS_EN_PLL_RDY          | Enable interrupt status bit to flag the occurrence of PLL Ready event on INT2<br><br>0: Disable interrupt.                                                                                      |

|  |  |                                                                     |
|--|--|---------------------------------------------------------------------|
|  |  | 1: Enable interrupt.<br><br>Setting can be changed by UI interface. |
|--|--|---------------------------------------------------------------------|

### 16.77 INT2\_CONFIG2

| Name: INT2_CONFIG2<br>Address: 88 (58h)<br>Serial IF: R/W<br>Reset value: 0x04<br>Clock Domain: MCLK |               |                                                                                                                                                                          |
|------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME          | FUNCTION                                                                                                                                                                 |
| 7:3                                                                                                  | -             | Reserved                                                                                                                                                                 |
| 2                                                                                                    | INT2_DRIVE    | Sets INT2 to open-drain or push-pull<br><br>0: Push-pull<br>1: Open-drain                                                                                                |
| 1                                                                                                    | INT2_MODE     | INT2 interrupt mode<br><br>0: Pulse mode<br>1: Latch mode<br><br>Setting can be changed only when all interrupts of the corresponding serial interface are disabled      |
| 0                                                                                                    | INT2_POLARITY | INT2 interrupt polarity<br><br>0: Active low<br>1: Active high<br><br>Setting can be changed only when all interrupts of the corresponding serial interface are disabled |

## 16.78 INT2\_STATUS0

| Name: INT2_STATUS0<br>Address: 89 (59h)<br>Serial IF: R/C<br>Reset value: 0x00<br>Clock Domain: MCLK |                          |                                                                                                                                   |
|------------------------------------------------------------------------------------------------------|--------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME                     | FUNCTION                                                                                                                          |
| 7                                                                                                    | INT2_STATUS_RESET_DONE   | Flags the occurrence of Reset Done event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                       |
| 6                                                                                                    | INT2_STATUS_AUX1_AGC_RDY | Flags the occurrence of AUX1 AGC Ready event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                   |
| 5                                                                                                    | INT2_STATUS_AP_AGC_RDY   | Flags the occurrence of UI AGC Ready event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                     |
| 4                                                                                                    | INT2_STATUS_AP_FSYNC     | Flags the occurrence of UI FSYNC event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                         |
| 3                                                                                                    | INT2_STATUS_AUX1_DRDY    | Flags the occurrence of AUX1 Data Ready event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                  |
| 2                                                                                                    | INT2_STATUS_DRDY         | Flags the occurrence of UI Data Ready event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                    |
| 1                                                                                                    | INT2_STATUS_FIFO_THS     | Flags the occurrence of FIFO count $\geq$ FIFO threshold event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred |
| 0                                                                                                    | INT2_STATUS_FIFO_FULL    | Flags the occurrence of FIFO full event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                        |

### 16.79 INT2\_STATUS1

| Name: INT2_STATUS1<br>Address: 90 (5Ah)<br>Serial IF: R/C<br>Reset value: 0x00<br>Clock Domain: MCLK |                              |                                                                                                                                   |
|------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME                         | FUNCTION                                                                                                                          |
| 7                                                                                                    | -                            | Reserved                                                                                                                          |
| 6                                                                                                    | INT2_STATUS_APEX_EVENT       | Flags the occurrence of APEX event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                             |
| 5                                                                                                    | INT2_STATUS_I2CM_DONE        | Flags the occurrence of I <sup>2</sup> C Master Done event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred     |
| 4                                                                                                    | INT2_STATUS_I3C_PROTOCOL_ERR | Flags the occurrence of I3C <sup>SM</sup> Protocol Error event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred |
| 3                                                                                                    | INT2_STATUS_WOM_Z            | Flags the occurrence of Z-axis WOM event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                       |
| 2                                                                                                    | INT2_STATUS_WOM_Y            | Flags the occurrence of Y-axis WOM event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                       |
| 1                                                                                                    | INT2_STATUS_WOM_X            | Flags the occurrence of X-axis WOM event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                       |
| 0                                                                                                    | INT2_STATUS_PLL_RDY          | Flags the occurrence of PLL Ready event on INT2<br><br>0: Interrupt did not occur<br>1: Interrupt occurred                        |

### 16.80 WHO\_AM\_I

| Name: WHO_AM_I<br>Address: 114 (72h)<br>Serial IF: R<br>Reset value: 0x83<br>Clock Domain: ALL |        |                                                             |
|------------------------------------------------------------------------------------------------|--------|-------------------------------------------------------------|
| BIT                                                                                            | NAME   | FUNCTION                                                    |
| 7:0                                                                                            | WHOAMI | Register to indicate to user which device is being accessed |

#### Description:

This register is used to verify the identity of the device. The contents of WHOAMI is an 8-bit device ID. The default value of the register is 0x83. This is different from the I<sup>2</sup>C address of the device as seen on the slave I<sup>2</sup>C controller by the applications processor.

### 16.81 REG\_HOST\_MSG

| Name: REG_HOST_MSG<br>Address: 115 (73h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: SCLK |                   |                                                                                                         |
|-------------------------------------------------------------------------------------------------------|-------------------|---------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME              | FUNCTION                                                                                                |
| 7:6                                                                                                   | -                 | Reserved                                                                                                |
| 5                                                                                                     | EDMP_ON_DEMAND_EN | When set, a trigger will be sent which will cause the eDMP to run once. It is automatically reset to 0. |
| 4:1                                                                                                   | -                 | Reserved                                                                                                |
| 0                                                                                                     | TESTOPENABLE      | 1: Enable test operation                                                                                |

### 16.82 IREG\_ADDR\_15\_8

| Name: IREG_ADDR_15_8<br>Address: 124 (7Ch)<br>Serial IF: R/W<br>Reset value: Variable, depends on device usage history<br>Clock Domain: SCLK |                |                                                                                                                                   |
|----------------------------------------------------------------------------------------------------------------------------------------------|----------------|-----------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                          | NAME           | FUNCTION                                                                                                                          |
| 7:0                                                                                                                                          | IREG_ADDR_15_8 | Address bit[15:8] of the 16-bit indirect address for assessing indirect access registers (IREG)<br><br>Can be changed on-the-fly. |

### 16.83 IREG\_ADDR\_7\_0

| Name: IREG_ADDR_7_0<br>Address: 125 (7Dh)<br>Serial IF: R/W<br>Reset value: Variable, depends on device usage history<br>Clock Domain: SCLK |               |                                                                                                                                  |
|---------------------------------------------------------------------------------------------------------------------------------------------|---------------|----------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                         | NAME          | FUNCTION                                                                                                                         |
| 7:0                                                                                                                                         | IREG_ADDR_7_0 | Address bit[7:0] of the 16-bit indirect address for assessing indirect access registers (IREG)<br><br>Can be changed on-the-fly. |

### 16.84 IREG\_DATA

| Name: IREG_DATA<br>Address: 126 (7Eh)<br>Serial IF: R/W<br>Reset value: Variable, depends on device usage history<br>Clock Domain: SCLK |           |                                                                                                             |
|-----------------------------------------------------------------------------------------------------------------------------------------|-----------|-------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                     | NAME      | FUNCTION                                                                                                    |
| 7:0                                                                                                                                     | IREG_DATA | Register for indirect access registers (IREG) data read/write operations.<br><br>Can be changed on-the-fly. |

**16.85 REG\_MISC2**

| Name: REG_MISC2<br>Address: 127 (7Fh)<br>Serial IF: R/W<br>Reset value: 0x01<br>Clock Domain: SCLK |           |                                                                                                                                                                                                                           |
|----------------------------------------------------------------------------------------------------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                | NAME      | FUNCTION                                                                                                                                                                                                                  |
| 7:2                                                                                                | -         | Reserved                                                                                                                                                                                                                  |
| 1                                                                                                  | SOFT_RST  | 0: Soft reset not enabled.<br>1: Triggers soft reset operation. The programmed value of 1 is self-cleared to 0 upon completion of soft reset operation.<br><br>Can be changed on-the-fly.                                 |
| 0                                                                                                  | IREG_DONE | 0: Indicates that an indirect register access operation is in progress. No new indirect register access should be triggered.<br>1: Indirect register access has completed. New indirect register access can be triggered. |

## 17 USER BANK IMEM\_SRAM REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within user bank IMEM\_SRAM. The registers described in this section are indirect access registers. Section 13 describes the procedure for accessing indirect access registers.

### 17.1 IMEM\_SRAM\_REG\_0

| Name: IMEM_SRAM_REG_0<br>Address: 00 (00h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                    |                                                                                              |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                             | NAME               | FUNCTION                                                                                     |
| 7:0                                                                                                                                                             | GYRO_X_STR_FT[7:0] | Self-test response for gyro X-axis. Units are in kdps. Full scale is 0.5kdps, LSB is 30mdps. |

### 17.2 IMEM\_SRAM\_REG\_1

| Name: IMEM_SRAM_REG_1<br>Address: 01 (01h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                     |                                                                                              |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                             | NAME                | FUNCTION                                                                                     |
| 7:0                                                                                                                                                             | GYRO_X_STR_FT[15:8] | Self-test response for gyro X-axis. Units are in kdps. Full scale is 0.5kdps, LSB is 30mdps. |

### 17.3 IMEM\_SRAM\_REG\_2

| Name: IMEM_SRAM_REG_2<br>Address: 02 (02h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                    |                                                                                              |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                             | NAME               | FUNCTION                                                                                     |
| 7:0                                                                                                                                                             | GYRO_Y_STR_FT[7:0] | Self-test response for gyro Y-axis. Units are in kdps. Full scale is 0.5kdps, LSB is 30mdps. |

### 17.4 IMEM\_SRAM\_REG\_3

| Name: IMEM_SRAM_REG_3<br>Address: 03 (03h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                     |                                                                                              |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                             | NAME                | FUNCTION                                                                                     |
| 7:0                                                                                                                                                             | GYRO_Y_STR_FT[15:8] | Self-test response for gyro Y-axis. Units are in kdps. Full scale is 0.5kdps, LSB is 30mdps. |

## 17.5 IMEM\_SRAM\_REG\_4

Name: IMEM\_SRAM\_REG\_4  
Address: 04 (04h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                     |
|-----|--------------------|----------------------------------------------------------------------------------------------|
| 7:0 | GYRO_Z_STR_FT[7:0] | Self-test response for gyro Z-axis. Units are in kdps. Full scale is 0.5kdps, LSB is 30mdps. |

## 17.6 IMEM\_SRAM\_REG\_5

Name: IMEM\_SRAM\_REG\_5  
Address: 05 (05h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                | FUNCTION                                                                                     |
|-----|---------------------|----------------------------------------------------------------------------------------------|
| 7:0 | GYRO_Z_STR_FT[15:8] | Self-test response for gyro Z-axis. Units are in kdps. Full scale is 0.5kdps, LSB is 30mdps. |

## 17.7 IMEM\_SRAM\_REG\_6

Name: IMEM\_SRAM\_REG\_6  
Address: 06 (06h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                                                        |
|-----|--------------------------|-------------------------------------------------------------------------------------------------|
| 7:0 | GYRO_X_CMOS_GAIN_FT[7:0] | Gyro X-axis gain measurement result. Units are in kdps. FSR is 500 dps, resolution is 122 mdps. |

## 17.8 IMEM\_SRAM\_REG\_7

Name: IMEM\_SRAM\_REG\_7  
Address: 07 (07h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                      | FUNCTION                                                                                        |
|-----|---------------------------|-------------------------------------------------------------------------------------------------|
| 7:4 | -                         | Reserved                                                                                        |
| 3:0 | GYRO_X_CMOS_GAIN_FT[11:8] | Gyro X-axis gain measurement result. Units are in kdps. FSR is 500 dps, resolution is 122 mdps. |

## 17.9 IMEM\_SRAM\_REG\_8

| Name: IMEM_SRAM_REG_8<br>Address: 08 (08h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                          |                                                                                                 |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|-------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                             | NAME                     | FUNCTION                                                                                        |
| 7:0                                                                                                                                                             | GYRO_Y_CMOS_GAIN_FT[7:0] | Gyro Y-axis gain measurement result. Units are in kdps. FSR is 500 dps, resolution is 122 mdps. |

## 17.10 IMEM\_SRAM\_REG\_9

| Name: IMEM_SRAM_REG_9<br>Address: 09 (09h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                           |                                                                                                 |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|-------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                             | NAME                      | FUNCTION                                                                                        |
| 7:4                                                                                                                                                             | -                         | Reserved                                                                                        |
| 3:0                                                                                                                                                             | GYRO_Y_CMOS_GAIN_FT[11:8] | Gyro Y-axis gain measurement result. Units are in kdps. FSR is 500 dps, resolution is 122 mdps. |

## 17.11 IMEM\_SRAM\_REG\_10

| Name: IMEM_SRAM_REG_10<br>Address: 10 (0Ah)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                          |                                                                                                 |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|-------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                              | NAME                     | FUNCTION                                                                                        |
| 7:0                                                                                                                                                              | GYRO_Z_CMOS_GAIN_FT[7:0] | Gyro Z-axis gain measurement result. Units are in kdps. FSR is 500 dps, resolution is 122 mdps. |

## 17.12 IMEM\_SRAM\_REG\_11

| Name: IMEM_SRAM_REG_11<br>Address: 11 (0Bh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                           |                                                                                                 |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|-------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                              | NAME                      | FUNCTION                                                                                        |
| 7:4                                                                                                                                                              | -                         | Reserved                                                                                        |
| 3:0                                                                                                                                                              | GYRO_Z_CMOS_GAIN_FT[11:8] | Gyro Z-axis gain measurement result. Units are in kdps. FSR is 500 dps, resolution is 122 mdps. |

### 17.13 IMEM\_SRAM\_REG\_12

Name: IMEM\_SRAM\_REG\_12  
Address: 12 (0Ch)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                | FUNCTION                                                                               |
|-----|---------------------|----------------------------------------------------------------------------------------|
| 7:0 | ACCEL_X_STR_FT[7:0] | Self-test response for accel X-axis. Units are in g. Full scale is 1g, LSB is 0.122mg. |

### 17.14 IMEM\_SRAM\_REG\_13

Name: IMEM\_SRAM\_REG\_13  
Address: 13 (0Dh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                               |
|-----|----------------------|----------------------------------------------------------------------------------------|
| 7:0 | ACCEL_X_STR_FT[15:8] | Self-test response for accel X-axis. Units are in g. Full scale is 1g, LSB is 0.122mg. |

### 17.15 IMEM\_SRAM\_REG\_14

Name: IMEM\_SRAM\_REG\_14  
Address: 14 (0Eh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                | FUNCTION                                                                               |
|-----|---------------------|----------------------------------------------------------------------------------------|
| 7:0 | ACCEL_Y_STR_FT[7:0] | Self-test response for accel Y-axis. Units are in g. Full scale is 1g, LSB is 0.122mg. |

### 17.16 IMEM\_SRAM\_REG\_15

Name: IMEM\_SRAM\_REG\_15  
Address: 15 (0Fh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                               |
|-----|----------------------|----------------------------------------------------------------------------------------|
| 7:0 | ACCEL_Y_STR_FT[15:8] | Self-test response for accel Y-axis. Units are in g. Full scale is 1g, LSB is 0.122mg. |

### 17.17 IMEM\_SRAM\_REG\_16

Name: IMEM\_SRAM\_REG\_16

Address: 16 (10h)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                | FUNCTION                                                                               |
|-----|---------------------|----------------------------------------------------------------------------------------|
| 7:0 | ACCEL_Z_STR_FT[7:0] | Self-test response for accel Z-axis. Units are in g. Full scale is 1g, LSB is 0.122mg. |

### 17.18 IMEM\_SRAM\_REG\_17

Name: IMEM\_SRAM\_REG\_17

Address: 17 (11h)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                               |
|-----|----------------------|----------------------------------------------------------------------------------------|
| 7:0 | ACCEL_Z_STR_FT[15:8] | Self-test response for accel Z-axis. Units are in g. Full scale is 1g, LSB is 0.122mg. |

## 18 USER BANK IMEM\_SRAM\_APEX REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within user bank IMEM\_SRAM\_APEX. The registers described in this section are indirect access registers. Section 13 describes the procedure for accessing indirect access registers.

### 18.1 IMEM\_SRAM\_APEX\_REG\_4

Name: IMEM\_SRAM\_APEX\_REG\_4  
Address: 04 (04h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                                                                                                                     |
|-----|---------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | ONDEMAND_DYNAMIC_SERVICE_REQUEST[7:0] | <p>ISR1 on-demand service request ID</p> <p>Set bit 1 to request set GAF parameters<br/> Set bit 2 to request set GAF bias</p> <p>Default: 0 (no ISR1 service requested)</p> |

### 18.2 IMEM\_SRAM\_APEX\_REG\_5

Name: IMEM\_SRAM\_APEX\_REG\_5  
Address: 05 (05h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                  | FUNCTION                                                                                                                                                                                                                                                                          |
|-----|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | USE_CASE_BITMASK[7:0] | <p>ISR1 init request service ID depending on system usecase</p> <p>Set bit 1 for usecase which does not require GAF<br/> Set bit 3 for usecase which does not require Free-Fall<br/> Set bit 4 for usecase which does not require TAP</p> <p>Default: 0 (initialize all algo)</p> |

### 18.3 IMEM\_SRAM\_APEX\_REG\_7

Name: IMEM\_SRAM\_APEX\_REG\_7  
Address: 07 (07h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME         | FUNCTION                                                                                                 |
|-----|--------------|----------------------------------------------------------------------------------------------------------|
| 7:0 | TAP_NUM[7:0] | <p>Type of the last reported TAP event:</p> <p>0: no tap, 1: single tap, 2: double tap, 3:triple tap</p> |

#### 18.4 IMEM\_SRAM\_APEX\_REG\_8

| Name: IMEM_SRAM_APEX_REG_8<br>Address: 08 (08h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |               |                                                                             |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|-----------------------------------------------------------------------------|
| BIT                                                                                                                                                                  | NAME          | FUNCTION                                                                    |
| 7:0                                                                                                                                                                  | TAP_AXIS[7:0] | Indicate the axis of the tap in the device frame<br><br>0: ax, 1: ay, 2: az |

#### 18.5 IMEM\_SRAM\_APEX\_REG\_9

| Name: IMEM_SRAM_APEX_REG_9<br>Address: 09 (09h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |              |                                                                                       |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|---------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                  | NAME         | FUNCTION                                                                              |
| 7:0                                                                                                                                                                  | TAP_DIR[7:0] | Indicate the direction of the tap in the device frame<br><br>0: positive, 1: negative |

#### 18.6 IMEM\_SRAM\_APEX\_REG\_64

| Name: IMEM_SRAM_APEX_REG_64<br>Address: 64 (40h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                      |                                                                                                                                               |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                   | NAME                 | FUNCTION                                                                                                                                      |
| 7:0                                                                                                                                                                   | POWER_SAVE_TIME[7:0] | Time of inactivity after which eDMP goes in power save mode.<br>Unit: time in sample number<br>Range: [0 - 4294967295]<br>Default value: 6400 |

#### 18.7 IMEM\_SRAM\_APEX\_REG\_65

| Name: IMEM_SRAM_APEX_REG_65<br>Address: 65 (41h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                       |                                                                                                                                               |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                   | NAME                  | FUNCTION                                                                                                                                      |
| 7:0                                                                                                                                                                   | POWER_SAVE_TIME[15:8] | Time of inactivity after which eDMP goes in power save mode.<br>Unit: time in sample number<br>Range: [0 - 4294967295]<br>Default value: 6400 |

### 18.8 IMEM\_SRAM\_APEX\_REG\_66

| Name: IMEM_SRAM_APEX_REG_66<br>Address: 66 (42h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                             |                                                                                                                                               |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                   | NAME                        | FUNCTION                                                                                                                                      |
| 7:0                                                                                                                                                                   | POWER_SAVE_TIME[23:16]<br>] | Time of inactivity after which eDMP goes in power save mode.<br>Unit: time in sample number<br>Range: [0 - 4294967295]<br>Default value: 6400 |

### 18.9 IMEM\_SRAM\_APEX\_REG\_67

| Name: IMEM_SRAM_APEX_REG_67<br>Address: 67 (43h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                             |                                                                                                                                               |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                   | NAME                        | FUNCTION                                                                                                                                      |
| 7:0                                                                                                                                                                   | POWER_SAVE_TIME[31:24]<br>] | Time of inactivity after which eDMP goes in power save mode.<br>Unit: time in sample number<br>Range: [0 - 4294967295]<br>Default value: 6400 |

### 18.10 IMEM\_SRAM\_APEX\_REG\_280

| Name: IMEM_SRAM_APEX_REG_280<br>Address: 280 (118h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                          |                                                                                                                 |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                     | FUNCTION                                                                                                        |
| 7:0                                                                                                                                                                      | ONDEMAND_STATIC_SERV<br>ICE_REQUEST[7:0] | ISR2 on-demand service request ID Set bit 0 to request memset service<br>Default: 0 (no ISR2 service requested) |

### 18.11 IMEM\_SRAM\_APEX\_REG\_281

| Name: IMEM_SRAM_APEX_REG_281<br>Address: 281 (119h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                           |                                                                                                                 |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                      | FUNCTION                                                                                                        |
| 7:0                                                                                                                                                                      | ONDEMAND_STATIC_SERV<br>ICE_REQUEST[15:8] | ISR2 on-demand service request ID Set bit 0 to request memset service<br>Default: 0 (no ISR2 service requested) |

### 18.12 IMEM\_SRAM\_APEX\_REG\_282

Name: IMEM\_SRAM\_APEX\_REG\_282

Address: 282 (11Ah)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                                       | FUNCTION                                                                                                        |
|-----|--------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | ONDEMAND_STATIC_SERV<br>ICE_REQUEST[23:16] | ISR2 on-demand service request ID Set bit 0 to request memset service<br>Default: 0 (no ISR2 service requested) |

### 18.13 IMEM\_SRAM\_APEX\_REG\_283

Name: IMEM\_SRAM\_APEX\_REG\_283

Address: 283 (11Bh)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                                       | FUNCTION                                                                                                        |
|-----|--------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | ONDEMAND_STATIC_SERV<br>ICE_REQUEST[31:24] | ISR2 on-demand service request ID Set bit 0 to request memset service<br>Default: 0 (no ISR2 service requested) |

### 18.14 IMEM\_SRAM\_APEX\_REG\_284

Name: IMEM\_SRAM\_APEX\_REG\_284

Address: 284 (11Ch)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                          | FUNCTION                                                                                    |
|-----|-------------------------------|---------------------------------------------------------------------------------------------|
| 7:0 | ONDEMAND_MEMSET_AD<br>DR[7:0] | Start address of RAM area to be written by EDMP when requested by<br>memset static service. |

### 18.15 IMEM\_SRAM\_APEX\_REG\_285

Name: IMEM\_SRAM\_APEX\_REG\_285

Address: 285 (11Dh)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                           | FUNCTION                                                                                    |
|-----|--------------------------------|---------------------------------------------------------------------------------------------|
| 7:0 | ONDEMAND_MEMSET_AD<br>DR[15:8] | Start address of RAM area to be written by EDMP when requested by<br>memset static service. |

### 18.16 IMEM\_SRAM\_APEX\_REG\_286

Name: IMEM\_SRAM\_APEX\_REG\_286  
 Address: 286 (11Eh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                        | FUNCTION                                                                         |
|-----|-----------------------------|----------------------------------------------------------------------------------|
| 7:0 | ONDEMAND_MEMSET_VALLUE[7:0] | Value to be written by EDMP to RAM area when requested by memset static service. |

### 18.17 IMEM\_SRAM\_APEX\_REG\_288

Name: IMEM\_SRAM\_APEX\_REG\_288  
 Address: 288 (120h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                      | FUNCTION                                                                                   |
|-----|---------------------------|--------------------------------------------------------------------------------------------|
| 7:0 | ONDEMAND_MEMSET_SIZE[7:0] | Length in bytes of RAM area to be written by EDMP when requested by memset static service. |

### 18.18 IMEM\_SRAM\_APEX\_REG\_289

Name: IMEM\_SRAM\_APEX\_REG\_289  
 Address: 289 (121h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                       | FUNCTION                                                                                   |
|-----|----------------------------|--------------------------------------------------------------------------------------------|
| 7:0 | ONDEMAND_MEMSET_SIZE[15:8] | Length in bytes of RAM area to be written by EDMP when requested by memset static service. |

### 18.19 IMEM\_SRAM\_APEX\_REG\_312

Name: IMEM\_SRAM\_APEX\_REG\_312  
 Address: 312 (138h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                   | FUNCTION                                                    |
|-----|------------------------|-------------------------------------------------------------|
| 7:0 | SIF_PDR_PARTITION[7:0] | SIF partition reconfiguration in case SIF PDR is not 50 Hz. |

### 18.20 IMEM\_SRAM\_APEX\_REG\_313

Name: IMEM\_SRAM\_APEX\_REG\_313  
 Address: 313 (139h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                    | FUNCTION                                                    |
|-----|-------------------------|-------------------------------------------------------------|
| 7:0 | SIF_PDR_PARTITION[15:8] | SIF partition reconfiguration in case SIF PDR is not 50 Hz. |

### 18.21 IMEM\_SRAM\_APEX\_REG\_314

Name: IMEM\_SRAM\_APEX\_REG\_314  
 Address: 314 (13Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                    |
|-----|--------------------------|-------------------------------------------------------------|
| 7:0 | SIF_PDR_PARTITION[23:16] | SIF partition reconfiguration in case SIF PDR is not 50 Hz. |

### 18.22 IMEM\_SRAM\_APEX\_REG\_315

Name: IMEM\_SRAM\_APEX\_REG\_315  
 Address: 315 (13Bh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                    |
|-----|--------------------------|-------------------------------------------------------------|
| 7:0 | SIF_PDR_PARTITION[31:24] | SIF partition reconfiguration in case SIF PDR is not 50 Hz. |

### 18.23 IMEM\_SRAM\_APEX\_REG\_340

Name: IMEM\_SRAM\_APEX\_REG\_340  
 Address: 340 (154h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                   | FUNCTION                                                                             |
|-----|------------------------|--------------------------------------------------------------------------------------|
| 7:0 | GAF_PDR_PARTITION[7:0] | GAF partition reconfiguration in case GAF PDR is not 50 Hz and mag ODR is not 50 Hz. |

### 18.24 IMEM\_SRAM\_APEX\_REG\_341

Name: IMEM\_SRAM\_APEX\_REG\_341  
Address: 341 (155h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                    | FUNCTION                                                                             |
|-----|-------------------------|--------------------------------------------------------------------------------------|
| 7:0 | GAF_PDR_PARTITION[15:8] | GAF partition reconfiguration in case GAF PDR is not 50 Hz and mag ODR is not 50 Hz. |

### 18.25 IMEM\_SRAM\_APEX\_REG\_342

Name: IMEM\_SRAM\_APEX\_REG\_342  
Address: 342 (156h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                                             |
|-----|--------------------------|--------------------------------------------------------------------------------------|
| 7:0 | GAF_PDR_PARTITION[23:16] | GAF partition reconfiguration in case GAF PDR is not 50 Hz and mag ODR is not 50 Hz. |

### 18.26 IMEM\_SRAM\_APEX\_REG\_343

Name: IMEM\_SRAM\_APEX\_REG\_343  
Address: 343 (157h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                                             |
|-----|--------------------------|--------------------------------------------------------------------------------------|
| 7:0 | GAF_PDR_PARTITION[31:24] | GAF partition reconfiguration in case GAF PDR is not 50 Hz and mag ODR is not 50 Hz. |

### 18.27 IMEM\_SRAM\_APEX\_REG\_392

Name: IMEM\_SRAM\_APEX\_REG\_392  
Address: 392 (188h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                   | FUNCTION                                                                                                                                                                                                                                                         |
|-----|------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | DMP_ODR_LAST_INIT[7:0] | Encoded eDMP ODR value effective during last eDMP init request<br>0x1 for eDMP ODR 25Hz<br>0x2 for eDMP ODR 50Hz<br>0x8 for eDMP ODR 100Hz<br>0x80 for eDMP ODR 200Hz<br>0x8000 for eDMP ODR 400Hz<br>0x80000000 for eDMP ODR 800Hz<br>Other values are reserved |

### 18.28 IMEM\_SRAM\_APEX\_REG\_393

Name: IMEM\_SRAM\_APEX\_REG\_393  
 Address: 393 (189h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                    | FUNCTION                                                                                                                                                                                                                                                         |
|-----|-------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | DMP_ODR_LAST_INIT[15:8] | Encoded eDMP ODR value effective during last eDMP init request<br>0x1 for eDMP ODR 25Hz<br>0x2 for eDMP ODR 50Hz<br>0x8 for eDMP ODR 100Hz<br>0x80 for eDMP ODR 200Hz<br>0x8000 for eDMP ODR 400Hz<br>0x80000000 for eDMP ODR 800Hz<br>Other values are reserved |

### 18.29 IMEM\_SRAM\_APEX\_REG\_394

Name: IMEM\_SRAM\_APEX\_REG\_394  
 Address: 394 (18Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                                                                                                                                                                                                                         |
|-----|--------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | DMP_ODR_LAST_INIT[23:16] | Encoded eDMP ODR value effective during last eDMP init request<br>0x1 for eDMP ODR 25Hz<br>0x2 for eDMP ODR 50Hz<br>0x8 for eDMP ODR 100Hz<br>0x80 for eDMP ODR 200Hz<br>0x8000 for eDMP ODR 400Hz<br>0x80000000 for eDMP ODR 800Hz<br>Other values are reserved |

### 18.30 IMEM\_SRAM\_APEX\_REG\_395

Name: IMEM\_SRAM\_APEX\_REG\_395  
 Address: 395 (18Bh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                                                                                                                                                                                                                         |
|-----|--------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | DMP_ODR_LAST_INIT[31:24] | Encoded eDMP ODR value effective during last eDMP init request<br>0x1 for eDMP ODR 25Hz<br>0x2 for eDMP ODR 50Hz<br>0x8 for eDMP ODR 100Hz<br>0x80 for eDMP ODR 200Hz<br>0x8000 for eDMP ODR 400Hz<br>0x80000000 for eDMP ODR 800Hz<br>Other values are reserved |

### 18.31 IMEM\_SRAM\_APEX\_REG\_428

| Name: IMEM_SRAM_APEX_REG_428<br>Address: 428 (1ACh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                 |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                            | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[7:0] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.32 IMEM\_SRAM\_APEX\_REG\_429

| Name: IMEM_SRAM_APEX_REG_429<br>Address: 429 (1ADh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                  |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                             | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[15:8] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.33 IMEM\_SRAM\_APEX\_REG\_430

| Name: IMEM_SRAM_APEX_REG_430<br>Address: 430 (1AEh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                   |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                              | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[23:16] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.34 IMEM\_SRAM\_APEX\_REG\_431

| Name: IMEM_SRAM_APEX_REG_431<br>Address: 431 (1AFh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                   |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                              | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[31:24] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.35 IMEM\_SRAM\_APEX\_REG\_432

| Name: IMEM_SRAM_APEX_REG_432<br>Address: 432 (1B0h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                   |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                              | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[39:32] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.36 IMEM\_SRAM\_APEX\_REG\_433

| Name: IMEM_SRAM_APEX_REG_433<br>Address: 433 (1B1h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                   |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                              | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[47:40] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.37 IMEM\_SRAM\_APEX\_REG\_434

| Name: IMEM_SRAM_APEX_REG_434<br>Address: 434 (1B2h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                   |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                              | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[55:48] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.38 IMEM\_SRAM\_APEX\_REG\_435

| Name: IMEM_SRAM_APEX_REG_435<br>Address: 435 (1B3h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                   |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                              | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[63:56] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

## 18.39 IMEM\_SRAM\_APEX\_REG\_436

| Name: IMEM_SRAM_APEX_REG_436                                              |                                   |                                                                                                                          |
|---------------------------------------------------------------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| Address: 436 (1B4h)                                                       |                                   |                                                                                                                          |
| Serial IF: R/W                                                            |                                   |                                                                                                                          |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                   |                                                                                                                          |
| Clock Domain: MCLK                                                        |                                   |                                                                                                                          |
| BIT                                                                       | NAME                              | FUNCTION                                                                                                                 |
| 7:0                                                                       | GLOBAL_MOUNTING_MAT<br>RIX[71:64] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

## 18.40 IMEM\_SRAM\_APEX\_REG\_437

| Name: IMEM_SRAM_APEX_REG_437                                              |                                   |                                                                                                                          |
|---------------------------------------------------------------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| Address: 437 (1B5h)                                                       |                                   |                                                                                                                          |
| Serial IF: R/W                                                            |                                   |                                                                                                                          |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                   |                                                                                                                          |
| Clock Domain: MCLK                                                        |                                   |                                                                                                                          |
| BIT                                                                       | NAME                              | FUNCTION                                                                                                                 |
| 7:0                                                                       | GLOBAL_MOUNTING_MAT<br>RIX[79:72] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

## 18.41 IMEM\_SRAM\_APEX\_REG\_438

| Name: IMEM_SRAM_APEX_REG_438                                              |                                   |                                                                                                                          |
|---------------------------------------------------------------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| Address: 438 (1B6h)                                                       |                                   |                                                                                                                          |
| Serial IF: R/W                                                            |                                   |                                                                                                                          |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                   |                                                                                                                          |
| Clock Domain: MCLK                                                        |                                   |                                                                                                                          |
| BIT                                                                       | NAME                              | FUNCTION                                                                                                                 |
| 7:0                                                                       | GLOBAL_MOUNTING_MAT<br>RIX[87:80] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

## 18.42 IMEM\_SRAM\_APEX\_REG\_439

| Name: IMEM_SRAM_APEX_REG_439                                              |                                   |                                                                                                                          |
|---------------------------------------------------------------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| Address: 439 (1B7h)                                                       |                                   |                                                                                                                          |
| Serial IF: R/W                                                            |                                   |                                                                                                                          |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                   |                                                                                                                          |
| Clock Domain: MCLK                                                        |                                   |                                                                                                                          |
| BIT                                                                       | NAME                              | FUNCTION                                                                                                                 |
| 7:0                                                                       | GLOBAL_MOUNTING_MAT<br>RIX[95:88] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.43 IMEM\_SRAM\_APEX\_REG\_440

| Name: IMEM_SRAM_APEX_REG_440<br>Address: 440 (1B8h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                    |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                               | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[103:96] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.44 IMEM\_SRAM\_APEX\_REG\_441

| Name: IMEM_SRAM_APEX_REG_441<br>Address: 441 (1B9h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                     |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[111:104] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.45 IMEM\_SRAM\_APEX\_REG\_442

| Name: IMEM_SRAM_APEX_REG_442<br>Address: 442 (1BAh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                     |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[119:112] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

### 18.46 IMEM\_SRAM\_APEX\_REG\_443

| Name: IMEM_SRAM_APEX_REG_443<br>Address: 443 (1BBh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                     |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[127:120] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

#### 18.47 IMEM\_SRAM\_APEX\_REG\_444

| Name: IMEM_SRAM_APEX_REG_444<br>Address: 444 (1BCh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                     |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[135:128] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

#### 18.48 IMEM\_SRAM\_APEX\_REG\_445

| Name: IMEM_SRAM_APEX_REG_445<br>Address: 445 (1BDh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                     |                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                | FUNCTION                                                                                                                 |
| 7:0                                                                                                                                                                      | GLOBAL_MOUNTING_MAT<br>RIX[143:136] | A q14 3x3 matrix applied to input accel and gyro data<br>Default: Identity matrix being 0x4000 0 0 0 0x4000 0 0 0 0x4000 |

#### 18.49 IMEM\_SRAM\_APEX\_REG\_446

| Name: IMEM_SRAM_APEX_REG_446<br>Address: 446 (1BEh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME          | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 7:0                                                                                                                                                                      | GAF_MODE[7:0] | GAF configuration of eDMP system architecture.<br>bit 0: - 0 if there is no mag (AG only) - 1 if there is ICT-1531x (calib mag will be run)<br>bit 1: - 0 if there is no calib gyro expected (AM only) - 1 if there is calib gyro expected (calib gyro will be run)<br>bit 2: - 0 if MRM sequence is disabled - 1 if automatic MRM is run depending on mag data value<br>bit 3: - 0 if push in FIFO is to be made at GAF PDR (default) - 1 if no push in FIFO is to be done by DMP<br>Default: 0x03 (calibration mag, calibration gyro, no auto MRM, push in FIFO) |

#### 18.50 IMEM\_SRAM\_APEX\_REG\_449

| Name: IMEM_SRAM_APEX_REG_449<br>Address: 449 (1C1h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                   |                                                                                                         |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|---------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                              | FUNCTION                                                                                                |
| 7:0                                                                                                                                                                      | GAF_ONDEMAND_MRM_R<br>EQUEST[7:0] | Request MRM to be run during next eDMP execution. Set to not null value to request MRM.<br>Default: 0x0 |

### 18.51 IMEM\_SRAM\_APEX\_REG\_514

Name: IMEM\_SRAM\_APEX\_REG\_514  
Address: 514 (202h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME             | FUNCTION                                                                                          |
|-----|------------------|---------------------------------------------------------------------------------------------------|
| 7:0 | FF_DURATION[7:0] | Duration of the freefall. Unit: number of samples. Freefall duration in seconds / ACCEL_ODR in Hz |

### 18.52 IMEM\_SRAM\_APEX\_REG\_515

Name: IMEM\_SRAM\_APEX\_REG\_515  
Address: 515 (203h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                          |
|-----|-------------------|---------------------------------------------------------------------------------------------------|
| 7:0 | FF_DURATION[15:8] | Duration of the freefall. Unit: number of samples. Freefall duration in seconds / ACCEL_ODR in Hz |

### 18.53 IMEM\_SRAM\_APEX\_REG\_520

Name: IMEM\_SRAM\_APEX\_REG\_520  
Address: 520 (208h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                                                          |
|-----|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | FF_MIN_DURATION[7:0] | Minimum freefall duration. Shorter freefalls are ignored.<br>Unit: time in samples number<br>Range: [4 - 420]<br>Default: 57 (set for default ODR = 400 Hz, equivalent to 142 ms) |

### 18.54 IMEM\_SRAM\_APEX\_REG\_521

Name: IMEM\_SRAM\_APEX\_REG\_521  
Address: 521 (209h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                  | FUNCTION                                                                                                                                                                          |
|-----|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | FF_MIN_DURATION[15:8] | Minimum freefall duration. Shorter freefalls are ignored.<br>Unit: time in samples number<br>Range: [4 - 420]<br>Default: 57 (set for default ODR = 400 Hz, equivalent to 142 ms) |

### 18.55 IMEM\_SRAM\_APEX\_REG\_522

| Name: IMEM_SRAM_APEX_REG_178<br>Address: 522 (20Ah)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                        |                                                                                                                                                                                   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                   | FUNCTION                                                                                                                                                                          |
| 7:0                                                                                                                                                                      | FF_MIN_DURATION[23:16] | Minimum freefall duration. Shorter freefalls are ignored.<br>Unit: time in samples number<br>Range: [4 - 420]<br>Default: 57 (set for default ODR = 400 Hz, equivalent to 142 ms) |

### 18.56 IMEM\_SRAM\_APEX\_REG\_523

| Name: IMEM_SRAM_APEX_REG_523<br>Address: 523 (20Bh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                        |                                                                                                                                                                                   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                   | FUNCTION                                                                                                                                                                          |
| 7:0                                                                                                                                                                      | FF_MIN_DURATION[31:24] | Minimum freefall duration. Shorter freefalls are ignored.<br>Unit: time in samples number<br>Range: [4 - 420]<br>Default: 57 (set for default ODR = 400 Hz, equivalent to 142 ms) |

### 18.57 IMEM\_SRAM\_APEX\_REG\_524

| Name: IMEM_SRAM_APEX_REG_524<br>Address: 524 (20Ch)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                      |                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                 | FUNCTION                                                                                                                                                                            |
| 7:0                                                                                                                                                                      | FF_MAX_DURATION[7:0] | Maximum freefall duration. Longer freefalls are ignored.<br>Unit: time in samples number<br>Range: [12 - 1040]<br>Default: 285 (set for default ODR = 400 Hz, equivalent to 712 ms) |

### 18.58 IMEM\_SRAM\_APEX\_REG\_525

| Name: IMEM_SRAM_APEX_REG_525<br>Address: 525 (20Dh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                       |                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                  | FUNCTION                                                                                                                                                                            |
| 7:0                                                                                                                                                                      | FF_MAX_DURATION[15:8] | Maximum freefall duration. Longer freefalls are ignored.<br>Unit: time in samples number<br>Range: [12 - 1040]<br>Default: 285 (set for default ODR = 400 Hz, equivalent to 712 ms) |

### 18.59 IMEM\_SRAM\_APEX\_REG\_526

| Name: IMEM_SRAM_APEX_REG_526<br>Address: 526 (20Eh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                        |                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                   | FUNCTION                                                                                                                                                                            |
| 7:0                                                                                                                                                                      | FF_MAX_DURATION[23:16] | Maximum freefall duration. Longer freefalls are ignored.<br>Unit: time in samples number<br>Range: [12 - 1040]<br>Default: 285 (set for default ODR = 400 Hz, equivalent to 712 ms) |

### 18.60 IMEM\_SRAM\_APEX\_REG\_527

| Name: IMEM_SRAM_APEX_REG_527<br>Address: 527 (20Fh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                        |                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                   | FUNCTION                                                                                                                                                                            |
| 7:0                                                                                                                                                                      | FF_MAX_DURATION[31:24] | Maximum freefall duration. Longer freefalls are ignored.<br>Unit: time in samples number<br>Range: [12 - 1040]<br>Default: 285 (set for default ODR = 400 Hz, equivalent to 712 ms) |

### 18.61 IMEM\_SRAM\_APEX\_REG\_528

| Name: IMEM_SRAM_APEX_REG_528<br>Address: 528 (210h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                            |                                                                                                                                                                                                                                                        |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                       | FUNCTION                                                                                                                                                                                                                                               |
| 7:0                                                                                                                                                                      | FF_DEBOUNCE_DURATION [7:0] | Period after a freefall is signaled during which a new freefall will not be detected. Prevents false detection due to bounces.<br>Unit: time in samples number<br>Range: [75 - 3000]<br>Default: 800 (set for default ODR = 800 Hz, equivalent to 1 s) |

### 18.62 IMEM\_SRAM\_APEX\_REG\_529

| Name: IMEM_SRAM_APEX_REG_529<br>Address: 529 (211h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                             |                                                                                                                                                                                                                                                        |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                        | FUNCTION                                                                                                                                                                                                                                               |
| 7:0                                                                                                                                                                      | FF_DEBOUNCE_DURATION [15:8] | Period after a freefall is signaled during which a new freefall will not be detected. Prevents false detection due to bounces.<br>Unit: time in samples number<br>Range: [75 - 3000]<br>Default: 800 (set for default ODR = 800 Hz, equivalent to 1 s) |

### 18.63 IMEM\_SRAM\_APEX\_REG\_530

Name: IMEM\_SRAM\_APEX\_REG\_530  
 Address: 530 (212h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                                                                                               |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | FF_DEBOUNCE_DURATION<br>[23:16] | Period after a freefall is signaled during which a new freefall will not be detected. Prevents false detection due to bounces.<br>Unit: time in samples number<br>Range: [75 - 3000]<br>Default: 800 (set for default ODR = 800 Hz, equivalent to 1 s) |

### 18.64 IMEM\_SRAM\_APEX\_REG\_531

Name: IMEM\_SRAM\_APEX\_REG\_531  
 Address: 531 (213h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                                                                                               |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | FF_DEBOUNCE_DURATION<br>[31:24] | Period after a freefall is signaled during which a new freefall will not be detected. Prevents false detection due to bounces.<br>Unit: time in samples number<br>Range: [75 - 3000]<br>Default: 800 (set for default ODR = 800 Hz, equivalent to 1 s) |

### 18.65 IMEM\_SRAM\_APEX\_REG\_536

Name: IMEM\_SRAM\_APEX\_REG\_536  
 Address: 536 (218h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                      |
|-----|--------------------|-------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | HIGHG_PEAK_TH[7:0] | Threshold for accel values above which high-g state is detected.<br>Unit: g in q12<br>Range: [1024 - 32768]<br>Default: 29696 |

### 18.66 IMEM\_SRAM\_APEX\_REG\_537

Name: IMEM\_SRAM\_APEX\_REG\_537  
Address: 537 (219h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                | FUNCTION                                                                                                                      |
|-----|---------------------|-------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | HIGHG_PEAK_TH[15:8] | Threshold for accel values above which high-g state is detected.<br>Unit: g in q12<br>Range: [1024 - 32768]<br>Default: 29696 |

### 18.67 IMEM\_SRAM\_APEX\_REG\_538

Name: IMEM\_SRAM\_APEX\_REG\_538  
Address: 538 (21Ah)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                    | FUNCTION                                                                                                                           |
|-----|-------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | HIGHG_PEAK_TH_HYST[7:0] | Hysteresis value subtracted from the high-g threshold after exceeding it.<br>Unit: g in q12<br>Range: [128 - 1024]<br>Default: 640 |

### 18.68 IMEM\_SRAM\_APEX\_REG\_539

Name: IMEM\_SRAM\_APEX\_REG\_539  
Address: 539 (21Bh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                                                                                           |
|-----|--------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | HIGHG_PEAK_TH_HYST[15:8] | Hysteresis value subtracted from the high-g threshold after exceeding it.<br>Unit: g in q12<br>Range: [128 - 1024]<br>Default: 640 |

### 18.69 IMEM\_SRAM\_APEX\_REG\_540

Name: IMEM\_SRAM\_APEX\_REG\_540  
Address: 540 (21Ch)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                                                                                                                   |
|-----|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | HIGHG_TIME_TH[7:0] | The number of samples device should stay above (HIGHG_PEAK_TH + HIGHG_PEAK_TH_HYST) before HighG state is triggered.<br>Unit: time in samples number<br>Range: [1-300]<br>Default: 1 (set for default ODR = 800 Hz, equivalent to 1.25 ms) |

### 18.70 IMEM\_SRAM\_APEX\_REG\_541

Name: IMEM\_SRAM\_APEX\_REG\_541  
 Address: 541 (21Dh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                | FUNCTION                                                                                                                                                                                                                                   |
|-----|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | HIGHG_TIME_TH[15:8] | The number of samples device should stay above (HIGHG_PEAK_TH + HIGHG_PEAK_TH_HYST) before HighG state is triggered.<br>Unit: time in samples number<br>Range: [1-300]<br>Default: 1 (set for default ODR = 800 Hz, equivalent to 1.25 ms) |

### 18.71 IMEM\_SRAM\_APEX\_REG\_548

Name: IMEM\_SRAM\_APEX\_REG\_548  
 Address: 548 (224h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                  |
|-----|-------------------|---------------------------------------------------------------------------------------------------------------------------|
| 7:0 | LOWG_PEAK_TH[7:0] | Threshold for accel values below which low-g state is detected.<br>Unit: g in q12<br>Range: [128 - 4096]<br>Default: 2048 |

### 18.72 IMEM\_SRAM\_APEX\_REG\_549

Name: IMEM\_SRAM\_APEX\_REG\_549  
 Address: 549 (225h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                  |
|-----|--------------------|---------------------------------------------------------------------------------------------------------------------------|
| 7:0 | LOWG_PEAK_TH[15:8] | Threshold for accel values below which low-g state is detected.<br>Unit: g in q12<br>Range: [128 - 4096]<br>Default: 2048 |

### 18.73 IMEM\_SRAM\_APEX\_REG\_550

Name: IMEM\_SRAM\_APEX\_REG\_550  
 Address: 550 (226h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                   | FUNCTION                                                                                                                   |
|-----|------------------------|----------------------------------------------------------------------------------------------------------------------------|
| 7:0 | LOWG_PEAK_TH_HYST[7:0] | Hysteresis value added to the low-g threshold after exceeding it.<br>Unit: g in q12<br>Range: [128 - 1024]<br>Default: 128 |

#### 18.74 IMEM\_SRAM\_APEX\_REG\_551

Name: IMEM\_SRAM\_APEX\_REG\_551  
Address: 551 (227h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                    | FUNCTION                                                                                                                   |
|-----|-------------------------|----------------------------------------------------------------------------------------------------------------------------|
| 7:0 | LOWG_PEAK_TH_HYST[15:8] | Hysteresis value added to the low-g threshold after exceeding it.<br>Unit: g in q12<br>Range: [128 - 1024]<br>Default: 128 |

#### 18.75 IMEM\_SRAM\_APEX\_REG\_552

Name: IMEM\_SRAM\_APEX\_REG\_552  
Address: 552 (228h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                                                |
|-----|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | LOWG_TIME_TH[7:0] | Number of samples required to enter low-g state.<br>Unit: time in samples number<br>Range: [1 - 300]<br>Default: 13 (set for default ODR = 800 Hz, equivalent to 16 ms) |

#### 18.76 IMEM\_SRAM\_APEX\_REG\_553

Name: IMEM\_SRAM\_APEX\_REG\_553  
Address: 553 (229h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                                                |
|-----|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | LOWG_TIME_TH[15:8] | Number of samples required to enter low-g state.<br>Unit: time in samples number<br>Range: [1 - 300]<br>Default: 13 (set for default ODR = 800 Hz, equivalent to 16 ms) |

#### 18.77 IMEM\_SRAM\_APEX\_REG\_560

Name: IMEM\_SRAM\_APEX\_REG\_560  
Address: 560 (230h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                                                         |
|-----|-------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | TAP_MIN_JERK[7:0] | The minimal value of jerk to be considered as a tap candidate. Unit: LSB with 1 LSB = $1g / 2^{12}$ (of the jerk value) Range: [0 - 16384] Default: 4608 (equivalent to 1.125 g) |

### 18.78 IMEM\_SRAM\_APEX\_REG\_561

| Name: IMEM_SRAM_APEX_REG_561<br>Address: 561 (231h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                    |                                                                                                                                                                                         |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME               | FUNCTION                                                                                                                                                                                |
| 7:0                                                                                                                                                                      | TAP_MIN_JERK[15:8] | The minimal value of jerk to be considered as a tap candidate. Unit: LSB with 1 LSB = 1g / 2 <sup>12</sup> (of the jerk value) Range: [0 - 16384] Default: 4608 (equivalent to 1.125 g) |

### 18.79 IMEM\_SRAM\_APEX\_REG\_562

| Name: IMEM_SRAM_APEX_REG_562<br>Address: 562 (232h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |               |                                                                                                                                                                                                           |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME          | FUNCTION                                                                                                                                                                                                  |
| 7:0                                                                                                                                                                      | TAP_TMAX[7:0] | Size of the analysis window to detect tap events (single, double or triple tap)<br>Unit: time in sample number<br>Range: [49 - 496]<br>Default: 198 (set for default ODR = 400 Hz, equivalent to 0.495 s) |

### 18.80 IMEM\_SRAM\_APEX\_REG\_563

| Name: IMEM_SRAM_APEX_REG_563<br>Address: 563 (233h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                |                                                                                                                                                                                                           |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME           | FUNCTION                                                                                                                                                                                                  |
| 7:0                                                                                                                                                                      | TAP_TMAX[15:8] | Size of the analysis window to detect tap events (single, double or triple tap)<br>Unit: time in sample number<br>Range: [49 - 496]<br>Default: 198 (set for default ODR = 400 Hz, equivalent to 0.495 s) |

### 18.81 IMEM\_SRAM\_APEX\_REG\_564

| Name: IMEM_SRAM_APEX_REG_564<br>Address: 564 (234h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |               |                                                                                                                                                                                                 |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME          | FUNCTION                                                                                                                                                                                        |
| 7:0                                                                                                                                                                      | TAP_TMIN[7:0] | Single tap window, sub-windows within Tmax to detect single-tap event.<br>Unit: time in sample number<br>Range: [24 - 184]<br>Default: 66 (set for default ODR = 400 Hz, equivalent to 0.165 s) |

### 18.82 IMEM\_SRAM\_APEX\_REG\_565

Name: IMEM\_SRAM\_APEX\_REG\_565  
 Address: 565 (235h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                        | FUNCTION                                                                                                                                                                                                                                                       |
|-----|-----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | TAP_SMUDGE_REJECT_TH R[7:0] | Max acceptable number of samples (jerk value) over TAP_MAX_PEAK_TOL during the Tmin window. Over this value, Tap event is rejected<br>Unit: time in number of samples<br>Range: [13 - 92]<br>Default: 34 (set for default ODR = 400 Hz, equivalent to 0.085 s) |

### 18.83 IMEM\_SRAM\_APEX\_REG\_566

Name: IMEM\_SRAM\_APEX\_REG\_566  
 Address: 566 (236h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                  | FUNCTION                                                                                                                                                                 |
|-----|-----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | TAP_MAX_PEAK_TOL[7:0] | Maximum peak tolerance is the percentage of pulse amplitude to get the smudge threshold for rejection<br>Range: [1 (12.5%) 2 (25.0%) 3 (37.5%) 4 (50.0 %)]<br>Default: 2 |

### 18.84 IMEM\_SRAM\_APEX\_REG\_567

Name: IMEM\_SRAM\_APEX\_REG\_567  
 Address: 567 (237h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME          | FUNCTION                                                                                                                                                     |
|-----|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | TAP_TAVG[7:0] | Energy measurement window size to determine the tap axis associated with the 1st tap.<br>Unit: time in sample number<br>Range: [1 ; 2 ; 4 ; 8]<br>Default: 8 |

### 18.85 IMEM\_SRAM\_APEX\_REG\_568

Name: IMEM\_SRAM\_APEX\_REG\_568  
Address: 568 (238h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME         | FUNCTION                                                                     |
|-----|--------------|------------------------------------------------------------------------------|
| 7:0 | TAP_ODR[7:0] | Tap execution ODR:<br>0: 200Hz<br>1: 400Hz<br>2: 800Hz<br>Default: 1 (400Hz) |

### 18.86 IMEM\_SRAM\_APEX\_REG\_569

Name: IMEM\_SRAM\_APEX\_REG\_569  
Address: 569 (239h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME         | FUNCTION                                                                                                                         |
|-----|--------------|----------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | TAP_MAX[7:0] | Maximal number of tap quantity detected to be valid.<br>Range: [1 (single) ; 2 (double) ; 3 (triple)]<br>Default: 2 (double tap) |

### 18.87 IMEM\_SRAM\_APEX\_REG\_570

Name: IMEM\_SRAM\_APEX\_REG\_570  
Address: 570 (23Ah)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME         | FUNCTION                                                                                                                       |
|-----|--------------|--------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | TAP_MIN[7:0] | Minimal number of tap quantity detected to be valid.<br>Range: [1 (single); 2 (double); 3 (triple)]<br>Default: 2 (double tap) |

### 18.88 IMEM\_SRAM\_APEX\_REG\_612

Name: IMEM\_SRAM\_APEX\_REG\_612  
Address: 612 (264h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                | FUNCTION                                                                                                                     |
|-----|-------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_SOFTIRON_MATRIX[7:0] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.89 IMEM\_SRAM\_APEX\_REG\_613

| Name: IMEM_SRAM_APEX_REG_613<br>Address: 613 (265h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                      |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                 | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTIRON_MATRIX[15:8] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.90 IMEM\_SRAM\_APEX\_REG\_614

| Name: IMEM_SRAM_APEX_REG_614<br>Address: 614 (266h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                       |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                  | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTIRON_MATRIX[23:16] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.91 IMEM\_SRAM\_APEX\_REG\_615

| Name: IMEM_SRAM_APEX_REG_615<br>Address: 615 (267h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                       |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                  | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTIRON_MATRIX[31:24] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.92 IMEM\_SRAM\_APEX\_REG\_616

| Name: IMEM_SRAM_APEX_REG_616<br>Address: 616 (268h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                       |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                  | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTIRON_MATRIX[39:32] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.93 IMEM\_SRAM\_APEX\_REG\_617

| Name: IMEM_SRAM_APEX_REG_617<br>Address: 617 (269h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                           |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                      | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTI<br>RON_MATRIX[47:40] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.94 IMEM\_SRAM\_APEX\_REG\_618

| Name: IMEM_SRAM_APEX_REG_618<br>Address: 618 (26Ah)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                           |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                      | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTI<br>RON_MATRIX[55:48] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.95 IMEM\_SRAM\_APEX\_REG\_619

| Name: IMEM_SRAM_APEX_REG_619<br>Address: 619 (26Bh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                           |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                      | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTI<br>RON_MATRIX[63:56] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.96 IMEM\_SRAM\_APEX\_REG\_620

| Name: IMEM_SRAM_APEX_REG_620<br>Address: 620 (26Ch)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                           |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                      | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTI<br>RON_MATRIX[71:64] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.97 IMEM\_SRAM\_APEX\_REG\_621

| Name: IMEM_SRAM_APEX_REG_621<br>Address: 621 (26Dh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                           |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                      | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTI<br>RON_MATRIX[79:72] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.98 IMEM\_SRAM\_APEX\_REG\_622

| Name: IMEM_SRAM_APEX_REG_622<br>Address: 622 (26Eh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                           |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                      | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTI<br>RON_MATRIX[87:80] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.99 IMEM\_SRAM\_APEX\_REG\_623

| Name: IMEM_SRAM_APEX_REG_623<br>Address: 623 (26Fh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                           |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                      | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTI<br>RON_MATRIX[95:88] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.100 IMEM\_SRAM\_APEX\_REG\_624

| Name: IMEM_SRAM_APEX_REG_624<br>Address: 624 (270h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                            |                                                                                                                              |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                      | NAME                                       | FUNCTION                                                                                                                     |
| 7:0                                                                                                                                                                      | GAF_CONFIG_MAG_SOFTI<br>RON_MATRIX[103:96] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.101 IMEM\_SRAM\_APEX\_REG\_625

| Name: IMEM_SRAM_APEX_REG_625                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 625 (271h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[111:104] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.102 IMEM\_SRAM\_APEX\_REG\_626

| Name: IMEM_SRAM_APEX_REG_626                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 626 (272h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[119:112] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.103 IMEM\_SRAM\_APEX\_REG\_627

| Name: IMEM_SRAM_APEX_REG_627                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 627 (273h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[127:120] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.104 IMEM\_SRAM\_APEX\_REG\_628

| Name: IMEM_SRAM_APEX_REG_628                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 628 (274h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[135:128] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.105 IMEM\_SRAM\_APEX\_REG\_629

| Name: IMEM_SRAM_APEX_REG_629                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 629 (275h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[143:136] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.106 IMEM\_SRAM\_APEX\_REG\_630

| Name: IMEM_SRAM_APEX_REG_630                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 630 (276h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[151:144] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.107 IMEM\_SRAM\_APEX\_REG\_631

| Name: IMEM_SRAM_APEX_REG_631                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 631 (277h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[159:152] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.108 IMEM\_SRAM\_APEX\_REG\_632

| Name: IMEM_SRAM_APEX_REG_632                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 632 (278h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[167:160] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.109 IMEM\_SRAM\_APEX\_REG\_633

| Name: IMEM_SRAM_APEX_REG_633                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 633 (279h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[175:168] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.110 IMEM\_SRAM\_APEX\_REG\_634

| Name: IMEM_SRAM_APEX_REG_634                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 634 (27Ah)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[183:176] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.111 IMEM\_SRAM\_APEX\_REG\_635

| Name: IMEM_SRAM_APEX_REG_635                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 635 (27Bh)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[191:184] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.112 IMEM\_SRAM\_APEX\_REG\_636

| Name: IMEM_SRAM_APEX_REG_636                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 636 (27Ch)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[199:192] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.113 IMEM\_SRAM\_APEX\_REG\_637

| Name: IMEM_SRAM_APEX_REG_637                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 637 (27Dh)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[207:200] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.114 IMEM\_SRAM\_APEX\_REG\_638

| Name: IMEM_SRAM_APEX_REG_638                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 638 (27Eh)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[215:208] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.115 IMEM\_SRAM\_APEX\_REG\_639

| Name: IMEM_SRAM_APEX_REG_639                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 639 (27Fh)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[223:216] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

## 18.116 IMEM\_SRAM\_APEX\_REG\_640

| Name: IMEM_SRAM_APEX_REG_640                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 640 (280h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[231:224] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.117 IMEM\_SRAM\_APEX\_REG\_641

| Name: IMEM_SRAM_APEX_REG_641                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 641 (281h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[239:232] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.118 IMEM\_SRAM\_APEX\_REG\_642

| Name: IMEM_SRAM_APEX_REG_642                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 642 (282h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[247:240] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.119 IMEM\_SRAM\_APEX\_REG\_643

| Name: IMEM_SRAM_APEX_REG_643                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 643 (283h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[255:248] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.120 IMEM\_SRAM\_APEX\_REG\_644

| Name: IMEM_SRAM_APEX_REG_644                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 644 (284h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[263:256] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.121 IMEM\_SRAM\_APEX\_REG\_645

| Name: IMEM_SRAM_APEX_REG_645                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 645 (285h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[271:264] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.122 IMEM\_SRAM\_APEX\_REG\_646

| Name: IMEM_SRAM_APEX_REG_646                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 646 (286h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[279:272] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.123 IMEM\_SRAM\_APEX\_REG\_647

| Name: IMEM_SRAM_APEX_REG_647                                              |                                         |                                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Address: 647 (287h)                                                       |                                         |                                                                                                                              |
| Serial IF: R/W                                                            |                                         |                                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                         |                                                                                                                              |
| Clock Domain: MCLK                                                        |                                         |                                                                                                                              |
| BIT                                                                       | NAME                                    | FUNCTION                                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_MAG_SOFTIRON_MATRIX[287:280] | A q30 3x3 matrix applied to input mag data<br>Default: Identity matrix being 0x40000000 0 0 0 0x40000000<br>0 0 0 0x40000000 |

### 18.124 IMEM\_SRAM\_APEX\_REG\_648

| Name: IMEM_SRAM_APEX_REG_648                                              |                            |                                                                                                                     |
|---------------------------------------------------------------------------|----------------------------|---------------------------------------------------------------------------------------------------------------------|
| Address: 648 (288h)                                                       |                            |                                                                                                                     |
| Serial IF: R/W                                                            |                            |                                                                                                                     |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                            |                                                                                                                     |
| Clock Domain: MCLK                                                        |                            |                                                                                                                     |
| BIT                                                                       | NAME                       | FUNCTION                                                                                                            |
| 7:0                                                                       | GAF_CONFIG_ACC_ODR_US[7:0] | GAF accelerometer input sensor data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.125 IMEM\_SRAM\_APEX\_REG\_649

Name: IMEM\_SRAM\_APEX\_REG\_649  
 Address: 649 (289h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                        | FUNCTION                                                                                                            |
|-----|-----------------------------|---------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_ODR_US[15:8] | GAF accelerometer input sensor data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.126 IMEM\_SRAM\_APEX\_REG\_650

Name: IMEM\_SRAM\_APEX\_REG\_650  
 Address: 650 (28Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                                            |
|-----|------------------------------|---------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_ODR_US[23:16] | GAF accelerometer input sensor data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.127 IMEM\_SRAM\_APEX\_REG\_651

Name: IMEM\_SRAM\_APEX\_REG\_651  
 Address: 651 (28Bh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                                            |
|-----|------------------------------|---------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_ODR_US[31:24] | GAF accelerometer input sensor data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.128 IMEM\_SRAM\_APEX\_REG\_652

Name: IMEM\_SRAM\_APEX\_REG\_652  
 Address: 652 (28Ch)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                       | FUNCTION                                                                                                        |
|-----|----------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_ODR_US[7:0] | GAF gyroscope input sensor data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.129 IMEM\_SRAM\_APEX\_REG\_653

Name: IMEM\_SRAM\_APEX\_REG\_653  
 Address: 653 (28Dh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                        | FUNCTION                                                                                                        |
|-----|-----------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_ODR_US[15:8] | GAF gyroscope input sensor data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.130 IMEM\_SRAM\_APEX\_REG\_654

Name: IMEM\_SRAM\_APEX\_REG\_654  
 Address: 654 (28Eh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                                        |
|-----|------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_ODR_US[23:16] | GAF gyroscope input sensor data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.131 IMEM\_SRAM\_APEX\_REG\_655

Name: IMEM\_SRAM\_APEX\_REG\_655  
 Address: 655 (28Fh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                                        |
|-----|------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_ODR_US[31:24] | GAF gyroscope input sensor data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.132 IMEM\_SRAM\_APEX\_REG\_656

Name: IMEM\_SRAM\_APEX\_REG\_656  
 Address: 656 (290h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                       | FUNCTION                                                                                                                                                                                   |
|-----|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_PDR_US[7:0] | GAF accelerometer processing data rate, sensor data are averaged if sensor is faster than GAF accelerometer PDR.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.133 IMEM\_SRAM\_APEX\_REG\_657

Name: IMEM\_SRAM\_APEX\_REG\_657  
 Address: 657 (291h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                        | FUNCTION                                                                                                                                                                                   |
|-----|-----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_PDR_US[15:8] | GAF accelerometer processing data rate, sensor data are averaged if sensor is faster than GAF accelerometer PDR.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.134 IMEM\_SRAM\_APEX\_REG\_658

Name: IMEM\_SRAM\_APEX\_REG\_658  
 Address: 658 (292h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                                                                                                                   |
|-----|------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_PDR_US[23:16] | GAF accelerometer processing data rate, sensor data are averaged if sensor is faster than GAF accelerometer PDR.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

## 18.135 IMEM\_SRAM\_APEX\_REG\_659

Name: IMEM\_SRAM\_APEX\_REG\_659  
Address: 659 (293h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                                                                                                                   |
|-----|------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_PDR_US[31:24] | GAF accelerometer processing data rate, sensor data are averaged if sensor is faster than GAF accelerometer PDR.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

## 18.136 IMEM\_SRAM\_APEX\_REG\_660

Name: IMEM\_SRAM\_APEX\_REG\_660  
Address: 660 (294h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                       | FUNCTION                                                                                                                                                                                                                |
|-----|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_PDR_US[7:0] | GAF gyroscope processing data rate, sensor data are averaged if sensor is faster than GAF gyroscope PDR. Corresponds to GAF output data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

## 18.137 IMEM\_SRAM\_APEX\_REG\_661

Name: IMEM\_SRAM\_APEX\_REG\_661  
Address: 661 (295h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                        | FUNCTION                                                                                                                                                                                                                |
|-----|-----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_PDR_US[15:8] | GAF gyroscope processing data rate, sensor data are averaged if sensor is faster than GAF gyroscope PDR. Corresponds to GAF output data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.138 IMEM\_SRAM\_APEX\_REG\_662

Name: IMEM\_SRAM\_APEX\_REG\_662  
 Address: 662 (296h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                                                                                                                                                |
|-----|------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_PDR_US[23:16] | GAF gyroscope processing data rate, sensor data are averaged if sensor is faster than GAF gyroscope PDR. Corresponds to GAF output data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.139 IMEM\_SRAM\_APEX\_REG\_663

Name: IMEM\_SRAM\_APEX\_REG\_663  
 Address: 663 (297h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                                                                                                                                                |
|-----|------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_PDR_US[31:24] | GAF gyroscope processing data rate, sensor data are averaged if sensor is faster than GAF gyroscope PDR. Corresponds to GAF output data rate.<br>Range: {1250;2500;5000;10000;20000}<br>Unit: $\mu$ s<br>Default: 10000 |

### 18.140 IMEM\_SRAM\_APEX\_REG\_664

Name: IMEM\_SRAM\_APEX\_REG\_664  
 Address: 664 (298h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                         | FUNCTION                                                                            |
|-----|----------------------------------------------|-------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STATIONARY_ANGLE_DURATION_US[7:0] | Duration of stationary detection.<br>Unit: $\mu$ s<br>Default: 500000 (0.5 seconds) |

### 18.141 IMEM\_SRAM\_APEX\_REG\_665

Name: IMEM\_SRAM\_APEX\_REG\_665  
 Address: 665 (299h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                          | FUNCTION                                                                            |
|-----|-----------------------------------------------|-------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STATIONARY_ANGLE_DURATION_US[15:8] | Duration of stationary detection.<br>Unit: $\mu$ s<br>Default: 500000 (0.5 seconds) |

### 18.142 IMEM\_SRAM\_APEX\_REG\_666

| Name: IMEM_SRAM_APEX_REG_666                                              |                                                |                                                                                     |
|---------------------------------------------------------------------------|------------------------------------------------|-------------------------------------------------------------------------------------|
| Address: 666 (29Ah)                                                       |                                                |                                                                                     |
| Serial IF: R/W                                                            |                                                |                                                                                     |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                                |                                                                                     |
| Clock Domain: MCLK                                                        |                                                |                                                                                     |
| BIT                                                                       | NAME                                           | FUNCTION                                                                            |
| 7:0                                                                       | GAF_CONFIG_STATIONARY_ANGLE_DURATION_US[23:16] | Duration of stationary detection.<br>Unit: $\mu$ s<br>Default: 500000 (0.5 seconds) |

### 18.143 IMEM\_SRAM\_APEX\_REG\_667

| Name: IMEM_SRAM_APEX_REG_667                                              |                                                |                                                                                     |
|---------------------------------------------------------------------------|------------------------------------------------|-------------------------------------------------------------------------------------|
| Address: 667 (29Bh)                                                       |                                                |                                                                                     |
| Serial IF: R/W                                                            |                                                |                                                                                     |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                                |                                                                                     |
| Clock Domain: MCLK                                                        |                                                |                                                                                     |
| BIT                                                                       | NAME                                           | FUNCTION                                                                            |
| 7:0                                                                       | GAF_CONFIG_STATIONARY_ANGLE_DURATION_US[31:24] | Duration of stationary detection.<br>Unit: $\mu$ s<br>Default: 500000 (0.5 seconds) |

### 18.144 IMEM\_SRAM\_APEX\_REG\_668

| Name: IMEM_SRAM_APEX_REG_668                                              |                                                    |                                                                                                              |
|---------------------------------------------------------------------------|----------------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| Address: 668 (29Ch)                                                       |                                                    |                                                                                                              |
| Serial IF: R/W                                                            |                                                    |                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                                    |                                                                                                              |
| Clock Domain: MCLK                                                        |                                                    |                                                                                                              |
| BIT                                                                       | NAME                                               | FUNCTION                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_STATIONARY_ANGLE_THRESHOLD_DEG_Q16[7:0] | Threshold on angular deviation for stationary detection.<br>Unit: degree s32q16<br>Default: 65536 (1 degree) |

### 18.145 IMEM\_SRAM\_APEX\_REG\_669

| Name: IMEM_SRAM_APEX_REG_669                                              |                                                     |                                                                                                              |
|---------------------------------------------------------------------------|-----------------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| Address: 669 (29Dh)                                                       |                                                     |                                                                                                              |
| Serial IF: R/W                                                            |                                                     |                                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                                     |                                                                                                              |
| Clock Domain: MCLK                                                        |                                                     |                                                                                                              |
| BIT                                                                       | NAME                                                | FUNCTION                                                                                                     |
| 7:0                                                                       | GAF_CONFIG_STATIONARY_ANGLE_THRESHOLD_DEG_Q16[15:8] | Threshold on angular deviation for stationary detection.<br>Unit: degree s32q16<br>Default: 65536 (1 degree) |

### 18.146 IMEM\_SRAM\_APEX\_REG\_670

Name: IMEM\_SRAM\_APEX\_REG\_670  
Address: 670 (29Eh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                 | FUNCTION                                                                                                     |
|-----|------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STATIONARY_ANGLE_THRESHOLD_DEG_Q16[23:16] | Threshold on angular deviation for stationary detection.<br>Unit: degree s32q16<br>Default: 65536 (1 degree) |

### 18.147 IMEM\_SRAM\_APEX\_REG\_671

Name: IMEM\_SRAM\_APEX\_REG\_671  
Address: 671 (29Fh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                 | FUNCTION                                                                                                     |
|-----|------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STATIONARY_ANGLE_THRESHOLD_DEG_Q16[31:24] | Threshold on angular deviation for stationary detection.<br>Unit: degree s32q16<br>Default: 65536 (1 degree) |

### 18.148 IMEM\_SRAM\_APEX\_REG\_672

Name: IMEM\_SRAM\_APEX\_REG\_672  
Address: 672 (2A0h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                            | FUNCTION                                                                                                                                               |
|-----|-------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_LOW_S PEED_DRIFT_ROLL_PITCH[7:0] | Gyroscope integration error related to bias precision. Higher value increases accel roll/pitch correction in steady state.<br>Unit: LSB<br>Default: 20 |

### 18.149 IMEM\_SRAM\_APEX\_REG\_673

Name: IMEM\_SRAM\_APEX\_REG\_673  
Address: 673 (2A1h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                             | FUNCTION                                                                                                                                               |
|-----|--------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_LOW_S PEED_DRIFT_ROLL_PITCH[15:8] | Gyroscope integration error related to bias precision. Higher value increases accel roll/pitch correction in steady state.<br>Unit: LSB<br>Default: 20 |

### 18.150 IMEM\_SRAM\_APEX\_REG\_674

Name: IMEM\_SRAM\_APEX\_REG\_674

Address: 674 (2A2h)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                                                     | FUNCTION                                                                                                                                               |
|-----|----------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_LOW_S<br>PEED_DRIFT_ROLL_PITCH[<br>23:16] | Gyroscope integration error related to bias precision. Higher value increases accel roll/pitch correction in steady state.<br>Unit: LSB<br>Default: 20 |

### 18.151 IMEM\_SRAM\_APEX\_REG\_675

Name: IMEM\_SRAM\_APEX\_REG\_675

Address: 675 (2A3h)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                                                     | FUNCTION                                                                                                                                               |
|-----|----------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_LOW_S<br>PEED_DRIFT_ROLL_PITCH[<br>31:24] | Gyroscope integration error related to bias precision. Higher value increases accel roll/pitch correction in steady state.<br>Unit: LSB<br>Default: 20 |

### 18.152 IMEM\_SRAM\_APEX\_REG\_676

Name: IMEM\_SRAM\_APEX\_REG\_676

Address: 676 (2A4h)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                                        | FUNCTION                                                                                                                                           |
|-----|---------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_LOW_S<br>PEED_DRIFT_YAW[7:0] | Gyroscope integration error related to bias precision. Higher value increases compass yaw correction in steady state.<br>Unit: LSB<br>Default : 20 |

### 18.153 IMEM\_SRAM\_APEX\_REG\_677

Name: IMEM\_SRAM\_APEX\_REG\_677

Address: 677 (2A5h)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                                         | FUNCTION                                                                                                                                           |
|-----|----------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_LOW_S<br>PEED_DRIFT_YAW[15:8] | Gyroscope integration error related to bias precision. Higher value increases compass yaw correction in steady state.<br>Unit: LSB<br>Default : 20 |

### 18.154 IMEM\_SRAM\_APEX\_REG\_678

Name: IMEM\_SRAM\_APEX\_REG\_678  
 Address: 678 (2A6h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                          | FUNCTION                                                                                                                                              |
|-----|-----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_LOW_S<br>PEED_DRIFT_YAW[23:16] | Gyroscope integration error related to bias precision. Higher value increases<br>compass yaw correction in steady state.<br>Unit: LSB<br>Default : 20 |

### 18.155 IMEM\_SRAM\_APEX\_REG\_679

Name: IMEM\_SRAM\_APEX\_REG\_679  
 Address: 679 (2A7h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                          | FUNCTION                                                                                                                                              |
|-----|-----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_LOW_S<br>PEED_DRIFT_YAW[31:24] | Gyroscope integration error related to bias precision. Higher value increases<br>compass yaw correction in steady state.<br>Unit: LSB<br>Default : 20 |

### 18.156 IMEM\_SRAM\_APEX\_REG\_684

Name: IMEM\_SRAM\_APEX\_REG\_684  
 Address: 684 (2ACh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                    | FUNCTION                                                                                                                                                                       |
|-----|-----------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_PLL_CLOCK_<br>VARIATION[7:0] | Error on the clock in same format as reg SW_PLL1_TRIM. Calculated as<br>$(\text{actual\_clk} - \text{target\_clk}) / \text{target\_clk} * (2^7 - 1) / 5 * 100$ .<br>Default: 0 |

### 18.157 IMEM\_SRAM\_APEX\_REG\_685

Name: IMEM\_SRAM\_APEX\_REG\_685  
 Address: 685 (2ADh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                         | FUNCTION                                                           |
|-----|----------------------------------------------|--------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STATIONARY_<br>_ANGLE_ENABLE[7:0] | Enable/disable stop integration of stationary angle.<br>Default: 0 |

### 18.158 IMEM\_SRAM\_APEX\_REG\_686

Name: IMEM\_SRAM\_APEX\_REG\_686  
 Address: 686 (2AEh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                              | FUNCTION                                                                                                                |
|-----|-----------------------------------|-------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_RUN_SPHERI<br>CAL[7:0] | Enable fusion or only calibration:<br>0: Run only calibration steps<br>1: Run also fusion/spherical steps<br>Default: 1 |

### 18.159 IMEM\_SRAM\_APEX\_REG\_1184

Name: IMEM\_SRAM\_APEX\_REG\_1184  
 Address: 1184 (4A0h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                          | FUNCTION                                                                         |
|-----|-------------------------------|----------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_DT_US[<br>7:0] | Gyro ODR corrected with PLL clock correction.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.160 IMEM\_SRAM\_APEX\_REG\_1185

Name: IMEM\_SRAM\_APEX\_REG\_1185  
 Address: 1185 (4A1h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                           | FUNCTION                                                                         |
|-----|--------------------------------|----------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_DT_US[<br>15:8] | Gyro ODR corrected with PLL clock correction.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.161 IMEM\_SRAM\_APEX\_REG\_1186

Name: IMEM\_SRAM\_APEX\_REG\_1186  
 Address: 1186 (4A2h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                         |
|-----|---------------------------------|----------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_DT_US[<br>23:16] | Gyro ODR corrected with PLL clock correction.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.162 IMEM\_SRAM\_APEX\_REG\_1187

| Name: IMEM_SRAM_APEX_REG_1187<br>Address: 1187 (4A3h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                             |                                                                                  |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|----------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                        | FUNCTION                                                                         |
| 7:0                                                                                                                                                                        | GAF_CONFIG_GYR_DT_US[31:24] | Gyro ODR corrected with PLL clock correction.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.163 IMEM\_SRAM\_APEX\_REG\_1192

| Name: IMEM_SRAM_APEX_REG_1192<br>Address: 1192 (4A8h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                           |                                                                                         |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|-----------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                      | FUNCTION                                                                                |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_DT_US[7:0] | Mag ODR as configured for magnetometer-based fusion.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.164 IMEM\_SRAM\_APEX\_REG\_1193

| Name: IMEM_SRAM_APEX_REG_1193<br>Address: 1193 (4A9h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                            |                                                                                         |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|-----------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                       | FUNCTION                                                                                |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_DT_US[15:8] | Mag ODR as configured for magnetometer-based fusion.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.165 IMEM\_SRAM\_APEX\_REG\_1194

| Name: IMEM_SRAM_APEX_REG_1194<br>Address: 1194 (4AAh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                             |                                                                                         |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|-----------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                        | FUNCTION                                                                                |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_DT_US[23:16] | Mag ODR as configured for magnetometer-based fusion.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.166 IMEM\_SRAM\_APEX\_REG\_1195

Name: IMEM\_SRAM\_APEX\_REG\_1195  
Address: 1195 (4ABh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                |
|-----|---------------------------------|-----------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_DT_US<br>[31:24] | Mag ODR as configured for magnetometer-based fusion.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.167 IMEM\_SRAM\_APEX\_REG\_1208

Name: IMEM\_SRAM\_APEX\_REG\_1208  
Address: 1208 (4B8h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                               | FUNCTION                                                                                                                   |
|-----|----------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_M<br>AG[7:0] | Magnetometer measurement covariance.<br>Unit: $\mu$ T <sup>2</sup> s32q16<br>Default: 65536 (so 1.0 $\mu$ T <sup>2</sup> ) |

### 18.168 IMEM\_SRAM\_APEX\_REG\_1209

Name: IMEM\_SRAM\_APEX\_REG\_1209  
Address: 1209 (4B9h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                | FUNCTION                                                                                                                   |
|-----|-----------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_M<br>AG[15:8] | Magnetometer measurement covariance.<br>Unit: $\mu$ T <sup>2</sup> s32q16<br>Default: 65536 (so 1.0 $\mu$ T <sup>2</sup> ) |

### 18.169 IMEM\_SRAM\_APEX\_REG\_1210

Name: IMEM\_SRAM\_APEX\_REG\_1210  
Address: 1210 (4BAh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                 | FUNCTION                                                                                                                   |
|-----|------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_M<br>AG[23:16] | Magnetometer measurement covariance.<br>Unit: $\mu$ T <sup>2</sup> s32q16<br>Default: 65536 (so 1.0 $\mu$ T <sup>2</sup> ) |

## 18.170 IMEM\_SRAM\_APEX\_REG\_1211

Name: IMEM\_SRAM\_APEX\_REG\_1211  
Address: 1211 (4BBh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                             | FUNCTION                                                                                            |
|-----|--------------------------------------------------|-----------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_MAG[31:24] | Magnetometer measurement covariance.<br>Unit: $\mu T^2$ s32q16<br>Default: 65536 (so $1.0\mu T^2$ ) |

## 18.171 IMEM\_SRAM\_APEX\_REG\_1212

Name: IMEM\_SRAM\_APEX\_REG\_1212  
Address: 1212 (4BCh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                      | FUNCTION                                                                                              |
|-----|-------------------------------------------|-------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MAG_ANOMALY_REJECTION[7:0] | Magnetometer anomalies rejection.<br>Unit: $\mu T^2$ s32q30<br>Default: 1073741824 (so $1.0\mu T^2$ ) |

## 18.172 IMEM\_SRAM\_APEX\_REG\_1213

Name: IMEM\_SRAM\_APEX\_REG\_1213  
Address: 1213 (4BDh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                       | FUNCTION                                                                                              |
|-----|--------------------------------------------|-------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MAG_ANOMALY_REJECTION[15:8] | Magnetometer anomalies rejection.<br>Unit: $\mu T^2$ s32q30<br>Default: 1073741824 (so $1.0\mu T^2$ ) |

## 18.173 IMEM\_SRAM\_APEX\_REG\_1214

Name: IMEM\_SRAM\_APEX\_REG\_1214  
Address: 1214 (4BEh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                        | FUNCTION                                                                                              |
|-----|---------------------------------------------|-------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MAG_ANOMALY_REJECTION[23:16] | Magnetometer anomalies rejection.<br>Unit: $\mu T^2$ s32q30<br>Default: 1073741824 (so $1.0\mu T^2$ ) |

#### 18.174 IMEM\_SRAM\_APEX\_REG\_1215

Name: IMEM\_SRAM\_APEX\_REG\_1215  
 Address: 1215 (4BFh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                                | FUNCTION                                                                                              |
|-----|-----------------------------------------------------|-------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MAG_A<br>NOMALY_REJECTION[31:2<br>4] | Magnetometer anomalies rejection.<br>Unit: $\mu T^2$ s32q30<br>Default: 1073741824 (so $1.0\mu T^2$ ) |

#### 18.175 IMEM\_SRAM\_APEX\_REG\_1220

Name: IMEM\_SRAM\_APEX\_REG\_1220  
 Address: 1220 (4C4h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                 | FUNCTION                                                                          |
|-----|--------------------------------------|-----------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_L<br>OCK_ACC[7:0] | Threshold of steady accelerometer.<br>Default: -1 (Disable the Lock mode feature) |

#### 18.176 IMEM\_SRAM\_APEX\_REG\_1221

Name: IMEM\_SRAM\_APEX\_REG\_1221  
 Address: 1221 (4C5h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                          |
|-----|---------------------------------------|-----------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_L<br>OCK_ACC[15:8] | Threshold of steady accelerometer.<br>Default: -1 (Disable the Lock mode feature) |

#### 18.177 IMEM\_SRAM\_APEX\_REG\_1222

Name: IMEM\_SRAM\_APEX\_REG\_1222  
 Address: 1222 (4C6h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                   | FUNCTION                                                                          |
|-----|----------------------------------------|-----------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_L<br>OCK_ACC[23:16] | Threshold of steady accelerometer.<br>Default: -1 (Disable the Lock mode feature) |

### 18.178 IMEM\_SRAM\_APEX\_REG\_1223

| Name: IMEM_SRAM_APEX_REG_1223<br>Address: 1223 (4C7h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                        |                                                                                   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|-----------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                   | FUNCTION                                                                          |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_THR_L<br>OCK_ACC[31:24] | Threshold of steady accelerometer.<br>Default: -1 (Disable the Lock mode feature) |

### 18.179 IMEM\_SRAM\_APEX\_REG\_1232

| Name: IMEM_SRAM_APEX_REG_1232<br>Address: 1232 (4D0h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                                     |                                                                                                                                                |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                                | FUNCTION                                                                                                                                       |
| 7:0                                                                                                                                                                        | GAF_CONFIG_THRESH_YA<br>W_STOP_CONVERGENCE[7<br>:0] | Parameter to stop yaw error correction when value to correct is lower than threshold.<br>Unit: rad s32q30<br>Default: -1 (deactivated feature) |

### 18.180 IMEM\_SRAM\_APEX\_REG\_1233

| Name: IMEM_SRAM_APEX_REG_1233<br>Address: 1233 (4D1h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                                      |                                                                                                                                                |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                                 | FUNCTION                                                                                                                                       |
| 7:0                                                                                                                                                                        | GAF_CONFIG_THRESH_YA<br>W_STOP_CONVERGENCE[1<br>5:8] | Parameter to stop yaw error correction when value to correct is lower than threshold.<br>Unit: rad s32q30<br>Default: -1 (deactivated feature) |

### 18.181 IMEM\_SRAM\_APEX\_REG\_1234

| Name: IMEM_SRAM_APEX_REG_1234<br>Address: 1234 (4D2h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                                       |                                                                                                                                                |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                                  | FUNCTION                                                                                                                                       |
| 7:0                                                                                                                                                                        | GAF_CONFIG_THRESH_YA<br>W_STOP_CONVERGENCE[2<br>3:16] | Parameter to stop yaw error correction when value to correct is lower than threshold.<br>Unit: rad s32q30<br>Default: -1 (deactivated feature) |

### 18.182 IMEM\_SRAM\_APEX\_REG\_1235

Name: IMEM\_SRAM\_APEX\_REG\_1235  
Address: 1235 (4D3h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                  | FUNCTION                                                                                                                                       |
|-----|-------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_THRESH_YA<br>W_STOP_CONVERGENCE[3<br>1:24] | Parameter to stop yaw error correction when value to correct is lower than threshold.<br>Unit: rad s32q30<br>Default: -1 (deactivated feature) |

### 18.183 IMEM\_SRAM\_APEX\_REG\_1236

Name: IMEM\_SRAM\_APEX\_REG\_1236  
Address: 1236 (4D4h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                  | FUNCTION                                                                                                                                              |
|-----|-------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_THRESH_YA<br>W_SMOOTH_CONVERGEN<br>CE[7:0] | Parameter to control yaw error correction speed as a percentage of the gyro speed.<br>Unit: percentage in s32q15<br>Default: -1 (deactivated feature) |

### 18.184 IMEM\_SRAM\_APEX\_REG\_1237

Name: IMEM\_SRAM\_APEX\_REG\_1237  
Address: 1237 (4D5h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                   | FUNCTION                                                                                                                                              |
|-----|--------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_THRESH_YA<br>W_SMOOTH_CONVERGEN<br>CE[15:8] | Parameter to control yaw error correction speed as a percentage of the gyro speed.<br>Unit: percentage in s32q15<br>Default: -1 (deactivated feature) |

### 18.185 IMEM\_SRAM\_APEX\_REG\_1238

Name: IMEM\_SRAM\_APEX\_REG\_1238  
Address: 1238 (4D6h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                    | FUNCTION                                                                                                                                              |
|-----|---------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_THRESH_YA<br>W_SMOOTH_CONVERGEN<br>CE[23:16] | Parameter to control yaw error correction speed as a percentage of the gyro speed.<br>Unit: percentage in s32q15<br>Default: -1 (deactivated feature) |

### 18.186 IMEM\_SRAM\_APEX\_REG\_1239

Name: IMEM\_SRAM\_APEX\_REG\_1239  
Address: 1239 (4D7h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                            | FUNCTION                                                                                                                                              |
|-----|-------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_THRESH_YAW_SMOOTH_CONVERGENCE[31:24] | Parameter to control yaw error correction speed as a percentage of the gyro speed.<br>Unit: percentage in s32q15<br>Default: -1 (deactivated feature) |

### 18.187 IMEM\_SRAM\_APEX\_REG\_1240

Name: IMEM\_SRAM\_APEX\_REG\_1240  
Address: 1240 (4D8h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                           | FUNCTION                                                                                                       |
|-----|------------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_ACC[7:0] | Accelerometer measurement covariance.<br>Unit: g <sup>2</sup> s32q15<br>Default: 32768 (so 0.5g <sup>2</sup> ) |

### 18.188 IMEM\_SRAM\_APEX\_REG\_1241

Name: IMEM\_SRAM\_APEX\_REG\_1241  
Address: 1241 (4D9h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                            | FUNCTION                                                                                                       |
|-----|-------------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_ACC[15:8] | Accelerometer measurement covariance.<br>Unit: g <sup>2</sup> s32q15<br>Default: 32768 (so 0.5g <sup>2</sup> ) |

### 18.189 IMEM\_SRAM\_APEX\_REG\_1242

Name: IMEM\_SRAM\_APEX\_REG\_1242  
Address: 1242 (4DAh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                             | FUNCTION                                                                                                       |
|-----|--------------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_ACC[23:16] | Accelerometer measurement covariance.<br>Unit: g <sup>2</sup> s32q15<br>Default: 32768 (so 0.5g <sup>2</sup> ) |

### 18.190 IMEM\_SRAM\_APEX\_REG\_1243

| Name: IMEM_SRAM_APEX_REG_1243                                             |                                                  |                                                                                              |
|---------------------------------------------------------------------------|--------------------------------------------------|----------------------------------------------------------------------------------------------|
| Address: 1243 (4DBh)                                                      |                                                  |                                                                                              |
| Serial IF: R/W                                                            |                                                  |                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                                  |                                                                                              |
| Clock Domain: MCLK                                                        |                                                  |                                                                                              |
| BIT                                                                       | NAME                                             | FUNCTION                                                                                     |
| 7:0                                                                       | GAF_CONFIG_FUS_MEASUREMENT_COVARIANCE_ACC[31:24] | Accelerometer measurement covariance.<br>Unit: $g^2$ s32q15<br>Default: 32768 (so $0.5g^2$ ) |

### 18.191 IMEM\_SRAM\_APEX\_REG\_1268

| Name: IMEM_SRAM_APEX_REG_1268                                             |                                            |                                                                                                                                            |
|---------------------------------------------------------------------------|--------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| Address: 1268 (4F4h)                                                      |                                            |                                                                                                                                            |
| Serial IF: R/W                                                            |                                            |                                                                                                                                            |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                            |                                                                                                                                            |
| Clock Domain: MCLK                                                        |                                            |                                                                                                                                            |
| BIT                                                                       | NAME                                       | FUNCTION                                                                                                                                   |
| 7:0                                                                       | GAF_CONFIG_FUS_ACCELERATION_REJECTION[7:0] | Linear acceleration rejection.<br>Unit: $m/s^2$ s32q30<br>Range: [0 - 1073741824]<br>Default: 1073741824 (so 1.0, being maximum rejection) |

### 18.192 IMEM\_SRAM\_APEX\_REG\_1269

| Name: IMEM_SRAM_APEX_REG_1269                                             |                                             |                                                                                                                                            |
|---------------------------------------------------------------------------|---------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| Address: 1269 (4F5h)                                                      |                                             |                                                                                                                                            |
| Serial IF: R/W                                                            |                                             |                                                                                                                                            |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                             |                                                                                                                                            |
| Clock Domain: MCLK                                                        |                                             |                                                                                                                                            |
| BIT                                                                       | NAME                                        | FUNCTION                                                                                                                                   |
| 7:0                                                                       | GAF_CONFIG_FUS_ACCELERATION_REJECTION[15:8] | Linear acceleration rejection.<br>Unit: $m/s^2$ s32q30<br>Range: [0 - 1073741824]<br>Default: 1073741824 (so 1.0, being maximum rejection) |

### 18.193 IMEM\_SRAM\_APEX\_REG\_1270

| Name: IMEM_SRAM_APEX_REG_1270                                             |                                              |                                                                                                                                            |
|---------------------------------------------------------------------------|----------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| Address: 1270 (4F6h)                                                      |                                              |                                                                                                                                            |
| Serial IF: R/W                                                            |                                              |                                                                                                                                            |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                              |                                                                                                                                            |
| Clock Domain: MCLK                                                        |                                              |                                                                                                                                            |
| BIT                                                                       | NAME                                         | FUNCTION                                                                                                                                   |
| 7:0                                                                       | GAF_CONFIG_FUS_ACCELERATION_REJECTION[23:16] | Linear acceleration rejection.<br>Unit: $m/s^2$ s32q30<br>Range: [0 - 1073741824]<br>Default: 1073741824 (so 1.0, being maximum rejection) |

### 18.194 IMEM\_SRAM\_APEX\_REG\_1271

Name: IMEM\_SRAM\_APEX\_REG\_1271  
 Address: 1271 (4F7h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                         | FUNCTION                                                                                                                                   |
|-----|----------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_ACCELERATION_REJECTION[31:24] | Linear acceleration rejection.<br>Unit: $m/s^2$ s32q30<br>Range: [0 - 1073741824]<br>Default: 1073741824 (so 1.0, being maximum rejection) |

### 18.195 IMEM\_SRAM\_APEX\_REG\_1272

Name: IMEM\_SRAM\_APEX\_REG\_1272  
 Address: 1272 (4F8h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                 | FUNCTION                                                                                                                                                                              |
|-----|--------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_HIGH_SPEED_DRIFT[7:0] | Percentage of error (covering gyroscope sensitivity, timestamp and quantization) on gyroscope integration.<br>Unit: LSB with $2^{15}$ LSB = 1% error<br>Default: 262144 (so 8% error) |

### 18.196 IMEM\_SRAM\_APEX\_REG\_1273

Name: IMEM\_SRAM\_APEX\_REG\_1273  
 Address: 1273 (4F9h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                                                                                                                              |
|-----|---------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_HIGH_SPEED_DRIFT[15:8] | Percentage of error (covering gyroscope sensitivity, timestamp and quantization) on gyroscope integration.<br>Unit: LSB with $2^{15}$ LSB = 1% error<br>Default: 262144 (so 8% error) |

### 18.197 IMEM\_SRAM\_APEX\_REG\_1274

Name: IMEM\_SRAM\_APEX\_REG\_1274  
 Address: 1274 (4FAh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                   | FUNCTION                                                                                                                                                                              |
|-----|----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_HIGH_SPEED_DRIFT[23:16] | Percentage of error (covering gyroscope sensitivity, timestamp and quantization) on gyroscope integration.<br>Unit: LSB with $2^{15}$ LSB = 1% error<br>Default: 262144 (so 8% error) |

## 18.198 IMEM\_SRAM\_APEX\_REG\_1275

Name: IMEM\_SRAM\_APEX\_REG\_1275  
Address: 1275 (4FBh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                       | FUNCTION                                                                                                                                                                              |
|-----|--------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_FUS_HIGH_S<br>PEED_DRIFT[31:24] | Percentage of error (covering gyroscope sensitivity, timestamp and quantization) on gyroscope integration.<br>Unit: LSB with $2^{15}$ LSB = 1% error<br>Default: 262144 (so 8% error) |

## 18.199 IMEM\_SRAM\_APEX\_REG\_1468

Name: IMEM\_SRAM\_APEX\_REG\_1468  
Address: 1468 (5BCh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                        | FUNCTION                                                                                           |
|-----|-----------------------------|----------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_GYR_ACCURACY[7:0] | Gyroscope accuracy from 0 (non-calibrated) to 3 (well-calibrated).<br>Range: [0 - 3]<br>Default: 0 |

## 18.200 IMEM\_SRAM\_APEX\_REG\_1469

Name: IMEM\_SRAM\_APEX\_REG\_1469  
Address: 1469 (5BDh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                           |
|-----|------------------------------|----------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_GYR_ACCURACY[15:8] | Gyroscope accuracy from 0 (non-calibrated) to 3 (well-calibrated).<br>Range: [0 - 3]<br>Default: 0 |

## 18.201 IMEM\_SRAM\_APEX\_REG\_1470

Name: IMEM\_SRAM\_APEX\_REG\_1470  
Address: 1470 (5BEh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                          | FUNCTION                                                                                           |
|-----|-------------------------------|----------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_GYR_ACCURACY[23:16] | Gyroscope accuracy from 0 (non-calibrated) to 3 (well-calibrated).<br>Range: [0 - 3]<br>Default: 0 |

## 18.202 IMEM\_SRAM\_APEX\_REG\_1471

Name: IMEM\_SRAM\_APEX\_REG\_1471  
Address: 1471 (5BFh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                          | FUNCTION                                                                                           |
|-----|-------------------------------|----------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_GYR_ACCURACY[31:24] | Gyroscope accuracy from 0 (non-calibrated) to 3 (well-calibrated).<br>Range: [0 - 3]<br>Default: 0 |

## 18.203 IMEM\_SRAM\_APEX\_REG\_1484

Name: IMEM\_SRAM\_APEX\_REG\_1484  
Address: 1484 (5CCh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                  | FUNCTION                                                                                     |
|-----|-------------------------------------------------------|----------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYRO_CAL_STATIONARY_DURATION_US[7:0] | Duration for no motion gyroscope bias calibration.<br>Unit: $\mu$ s<br>Default value: 500000 |

## 18.204 IMEM\_SRAM\_APEX\_REG\_1485

Name: IMEM\_SRAM\_APEX\_REG\_1485  
Address: 1485 (5CDh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                   | FUNCTION                                                                                     |
|-----|--------------------------------------------------------|----------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYRO_CAL_STATIONARY_DURATION_US[15:8] | Duration for no motion gyroscope bias calibration.<br>Unit: $\mu$ s<br>Default value: 500000 |

## 18.205 IMEM\_SRAM\_APEX\_REG\_1486

Name: IMEM\_SRAM\_APEX\_REG\_1486  
Address: 1486 (5CEh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                    | FUNCTION                                                                                     |
|-----|---------------------------------------------------------|----------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYRO_CAL_STATIONARY_DURATION_US[23:16] | Duration for no motion gyroscope bias calibration.<br>Unit: $\mu$ s<br>Default value: 500000 |

### 18.206 IMEM\_SRAM\_APEX\_REG\_1487

Name: IMEM\_SRAM\_APEX\_REG\_1487  
 Address: 1487 (5CFh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                                           | FUNCTION                                                                                     |
|-----|----------------------------------------------------------------|----------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYR<br>_CAL_STATIONARY_DURAT<br>ION_US[31:24] | Duration for no motion gyroscope bias calibration.<br>Unit: $\mu$ s<br>Default value: 500000 |

### 18.207 IMEM\_SRAM\_APEX\_REG\_1500

Name: IMEM\_SRAM\_APEX\_REG\_1500  
 Address: 1500 (5DCh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                                    | FUNCTION                                                                                                        |
|-----|---------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYR<br>_CAL_THRESHOLD_METRIC<br>2[7:0] | Stationary detection threshold of 2nd metric for the loose bias calibration.<br>Default value: 60000 (no unit). |

### 18.208 IMEM\_SRAM\_APEX\_REG\_1501

Name: IMEM\_SRAM\_APEX\_REG\_1501  
 Address: 1501 (5DDh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                                     | FUNCTION                                                                                                        |
|-----|----------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYR<br>_CAL_THRESHOLD_METRIC<br>2[15:8] | Stationary detection threshold of 2nd metric for the loose bias calibration.<br>Default value: 60000 (no unit). |

### 18.209 IMEM\_SRAM\_APEX\_REG\_1502

Name: IMEM\_SRAM\_APEX\_REG\_1502  
 Address: 1502 (5DEh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                                      | FUNCTION                                                                                                        |
|-----|-----------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYR<br>_CAL_THRESHOLD_METRIC<br>2[23:16] | Stationary detection threshold of 2nd metric for the loose bias calibration.<br>Default value: 60000 (no unit). |

### 18.210 IMEM\_SRAM\_APEX\_REG\_1503

| Name: IMEM_SRAM_APEX_REG_1503<br>Address: 1503 (5DFh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                                    |                                                                                                              |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                               | FUNCTION                                                                                                     |
| 7:0                                                                                                                                                                        | GAF_CONFIG_LOOSE_GYR_CAL_THRESHOLD_METRIC_2[31:24] | Stationary detection threshold of 2nd metric for the loose bias calibration. Default value: 60000 (no unit). |

### 18.211 IMEM\_SRAM\_APEX\_REG\_1504

| Name: IMEM_SRAM_APEX_REG_1504<br>Address: 1504 (5E0h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                    |                                                                                                                                                                                                                                                                                        |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                               | FUNCTION                                                                                                                                                                                                                                                                               |
| 7:0                                                                                                                                                                        | GAF_CONFIG_GYR_BIAS_REJECT_TH[7:0] | Gyro bias rejection threshold above which device is considered as moving. Threshold is compared against absolute value of delta between current estimated gyro bias and last estimated gyro bias in an analysis window. Unit: 2000dps = $2^{30}$<br>Default value: 3650722 (so 6.8dps) |

### 18.212 IMEM\_SRAM\_APEX\_REG\_1505

| Name: IMEM_SRAM_APEX_REG_1505<br>Address: 1505 (5E1h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                     |                                                                                                                                                                                                                                                                                        |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                | FUNCTION                                                                                                                                                                                                                                                                               |
| 7:0                                                                                                                                                                        | GAF_CONFIG_GYR_BIAS_REJECT_TH[15:8] | Gyro bias rejection threshold above which device is considered as moving. Threshold is compared against absolute value of delta between current estimated gyro bias and last estimated gyro bias in an analysis window. Unit: 2000dps = $2^{30}$<br>Default value: 3650722 (so 6.8dps) |

## 18.213 IMEM\_SRAM\_APEX\_REG\_1506

Name: IMEM\_SRAM\_APEX\_REG\_1506  
Address: 1506 (5E2h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                 | FUNCTION                                                                                                                                                                                                                                                                                  |
|-----|--------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_BIAS_REJECT_TH[23:16] | Gyro bias rejection threshold above which device is considered as moving. Threshold is compared against absolute value of delta between current estimated gyro bias and last estimated gyro bias in an analysis window.<br>Unit: 2000dps = $2^{30}$<br>Default value: 3650722 (so 6.8dps) |

## 18.214 IMEM\_SRAM\_APEX\_REG\_1507

Name: IMEM\_SRAM\_APEX\_REG\_1507  
Address: 1507 (5E3h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                 | FUNCTION                                                                                                                                                                                                                                                                                  |
|-----|--------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GYR_BIAS_REJECT_TH[31:24] | Gyro bias rejection threshold above which device is considered as moving. Threshold is compared against absolute value of delta between current estimated gyro bias and last estimated gyro bias in an analysis window.<br>Unit: 2000dps = $2^{30}$<br>Default value: 3650722 (so 6.8dps) |

## 18.215 IMEM\_SRAM\_APEX\_REG\_1516

Name: IMEM\_SRAM\_APEX\_REG\_1516  
Address: 1516 (5ECh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                            | FUNCTION                                                                                                                                                                                                                                                                 |
|-----|-------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYR_CAL_THRESHOLD_METRIC1[7:0] | Stationary detection threshold of 1st metric for the loose bias calibration. Threshold is compared against absolute value of delta between current gyro value and last gyro value in an analysis window.<br>Unit: 2000dps = $2^{20}$<br>Default value: 1200 (so 2.28dps) |

### 18.216 IMEM\_SRAM\_APEX\_REG\_1517

Name: IMEM\_SRAM\_APEX\_REG\_1517  
 Address: 1517 (5EDh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                              | FUNCTION                                                                                                                                                                                                                                                                 |
|-----|---------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYRO_CAL_THRESHOLD_METRIC1[15:8] | Stationary detection threshold of 1st metric for the loose bias calibration. Threshold is compared against absolute value of delta between current gyro value and last gyro value in an analysis window.<br>Unit: 2000dps = $2^{20}$<br>Default value: 1200 (so 2.28dps) |

### 18.217 IMEM\_SRAM\_APEX\_REG\_1518

Name: IMEM\_SRAM\_APEX\_REG\_1518  
 Address: 1518 (5EEh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                               | FUNCTION                                                                                                                                                                                                                                                                 |
|-----|----------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYRO_CAL_THRESHOLD_METRIC1[23:16] | Stationary detection threshold of 1st metric for the loose bias calibration. Threshold is compared against absolute value of delta between current gyro value and last gyro value in an analysis window.<br>Unit: 2000dps = $2^{20}$<br>Default value: 1200 (so 2.28dps) |

### 18.218 IMEM\_SRAM\_APEX\_REG\_1519

Name: IMEM\_SRAM\_APEX\_REG\_1519  
 Address: 1519 (5EFh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                               | FUNCTION                                                                                                                                                                                                                                                                 |
|-----|----------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYRO_CAL_THRESHOLD_METRIC1[31:24] | Stationary detection threshold of 1st metric for the loose bias calibration. Threshold is compared against absolute value of delta between current gyro value and last gyro value in an analysis window.<br>Unit: 2000dps = $2^{20}$<br>Default value: 1200 (so 2.28dps) |

## 18.219 IMEM\_SRAM\_APEX\_REG\_1696

| Name: IMEM_SRAM_APEX_REG_1696                                             |                                             |                                                                                         |
|---------------------------------------------------------------------------|---------------------------------------------|-----------------------------------------------------------------------------------------|
| Address: 1696 (6A0h)                                                      |                                             |                                                                                         |
| Serial IF: R/W                                                            |                                             |                                                                                         |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                             |                                                                                         |
| Clock Domain: MCLK                                                        |                                             |                                                                                         |
| BIT                                                                       | NAME                                        | FUNCTION                                                                                |
| 7:0                                                                       | GAF_SAVED_GYR_BIAS_TEMPERATURE_DEG_Q16[7:0] | Previously stored temperature when gyro bias was estimated.<br>Unit: degree C in s32q16 |

## 18.220 IMEM\_SRAM\_APEX\_REG\_1697

| Name: IMEM_SRAM_APEX_REG_1697                                             |                                              |                                                                                         |
|---------------------------------------------------------------------------|----------------------------------------------|-----------------------------------------------------------------------------------------|
| Address: 1697 (6A1h)                                                      |                                              |                                                                                         |
| Serial IF: R/W                                                            |                                              |                                                                                         |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                              |                                                                                         |
| Clock Domain: MCLK                                                        |                                              |                                                                                         |
| BIT                                                                       | NAME                                         | FUNCTION                                                                                |
| 7:0                                                                       | GAF_SAVED_GYR_BIAS_TEMPERATURE_DEG_Q16[15:8] | Previously stored temperature when gyro bias was estimated.<br>Unit: degree C in s32q16 |

## 18.221 IMEM\_SRAM\_APEX\_REG\_1698

| Name: IMEM_SRAM_APEX_REG_1698                                             |                                               |                                                                                         |
|---------------------------------------------------------------------------|-----------------------------------------------|-----------------------------------------------------------------------------------------|
| Address: 1698 (6A2h)                                                      |                                               |                                                                                         |
| Serial IF: R/W                                                            |                                               |                                                                                         |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                               |                                                                                         |
| Clock Domain: MCLK                                                        |                                               |                                                                                         |
| BIT                                                                       | NAME                                          | FUNCTION                                                                                |
| 7:0                                                                       | GAF_SAVED_GYR_BIAS_TEMPERATURE_DEG_Q16[23:16] | Previously stored temperature when gyro bias was estimated.<br>Unit: degree C in s32q16 |

## 18.222 IMEM\_SRAM\_APEX\_REG\_1699

| Name: IMEM_SRAM_APEX_REG_1699                                             |                                               |                                                                                         |
|---------------------------------------------------------------------------|-----------------------------------------------|-----------------------------------------------------------------------------------------|
| Address: 1699 (6A3h)                                                      |                                               |                                                                                         |
| Serial IF: R/W                                                            |                                               |                                                                                         |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                               |                                                                                         |
| Clock Domain: MCLK                                                        |                                               |                                                                                         |
| BIT                                                                       | NAME                                          | FUNCTION                                                                                |
| 7:0                                                                       | GAF_SAVED_GYR_BIAS_TEMPERATURE_DEG_Q16[31:24] | Previously stored temperature when gyro bias was estimated.<br>Unit: degree C in s32q16 |

### 18.223 IMEM\_SRAM\_APEX\_REG\_1712

Name: IMEM\_SRAM\_APEX\_REG\_1712  
Address: 1712 (6B0h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                  | FUNCTION                                                                                                                              |
|-----|-------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_SQUARE_SIN_ANGLE_MOTION_DETECT_TH[7:0] | Square of sin on angle threshold to reject gyroscope calibration.<br>Unit: $(\sin(\theta))^2 * 225$<br>Default: 4318 (so 0.65 degree) |

### 18.224 IMEM\_SRAM\_APEX\_REG\_1713

Name: IMEM\_SRAM\_APEX\_REG\_1713  
Address: 1713 (6B1h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                   | FUNCTION                                                                                                                              |
|-----|--------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_SQUARE_SIN_ANGLE_MOTION_DETECT_TH[15:8] | Square of sin on angle threshold to reject gyroscope calibration.<br>Unit: $(\sin(\theta))^2 * 225$<br>Default: 4318 (so 0.65 degree) |

### 18.225 IMEM\_SRAM\_APEX\_REG\_1714

Name: IMEM\_SRAM\_APEX\_REG\_1714  
Address: 1714 (6B2h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                    | FUNCTION                                                                                                                              |
|-----|---------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_SQUARE_SIN_ANGLE_MOTION_DETECT_TH[23:16] | Square of sin on angle threshold to reject gyroscope calibration.<br>Unit: $(\sin(\theta))^2 * 225$<br>Default: 4318 (so 0.65 degree) |

### 18.226 IMEM\_SRAM\_APEX\_REG\_1715

Name: IMEM\_SRAM\_APEX\_REG\_1715  
Address: 1715 (6B3h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                    | FUNCTION                                                                                                                              |
|-----|---------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_ACC_SQUARE_SIN_ANGLE_MOTION_DETECT_TH[31:24] | Square of sin on angle threshold to reject gyroscope calibration.<br>Unit: $(\sin(\theta))^2 * 225$<br>Default: 4318 (so 0.65 degree) |

## 18.227 IMEM\_SRAM\_APEX\_REG\_1716

| Name: IMEM_SRAM_APEX_REG_1716                                             |                                            |                                                                                                  |
|---------------------------------------------------------------------------|--------------------------------------------|--------------------------------------------------------------------------------------------------|
| Address: 1716 (6B4h)                                                      |                                            |                                                                                                  |
| Serial IF: R/W                                                            |                                            |                                                                                                  |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                            |                                                                                                  |
| Clock Domain: MCLK                                                        |                                            |                                                                                                  |
| BIT                                                                       | NAME                                       | FUNCTION                                                                                         |
| 7:0                                                                       | GAF_CONFIG_ACC_FILTERING_NPOINTS_LOG2[7:0] | Accelerometer filtering mean value.<br>Unit: sample number in log2<br>Default: 5 (so 32 samples) |

## 18.228 IMEM\_SRAM\_APEX\_REG\_1717

| Name: IMEM_SRAM_APEX_REG_1717                                             |                                             |                                                                                                  |
|---------------------------------------------------------------------------|---------------------------------------------|--------------------------------------------------------------------------------------------------|
| Address: 1717 (6B5h)                                                      |                                             |                                                                                                  |
| Serial IF: R/W                                                            |                                             |                                                                                                  |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                             |                                                                                                  |
| Clock Domain: MCLK                                                        |                                             |                                                                                                  |
| BIT                                                                       | NAME                                        | FUNCTION                                                                                         |
| 7:0                                                                       | GAF_CONFIG_ACC_FILTERING_NPOINTS_LOG2[15:8] | Accelerometer filtering mean value.<br>Unit: sample number in log2<br>Default: 5 (so 32 samples) |

## 18.229 IMEM\_SRAM\_APEX\_REG\_1718

| Name: IMEM_SRAM_APEX_REG_1718                                             |                                              |                                                                                                  |
|---------------------------------------------------------------------------|----------------------------------------------|--------------------------------------------------------------------------------------------------|
| Address: 1718 (6B6h)                                                      |                                              |                                                                                                  |
| Serial IF: R/W                                                            |                                              |                                                                                                  |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                              |                                                                                                  |
| Clock Domain: MCLK                                                        |                                              |                                                                                                  |
| BIT                                                                       | NAME                                         | FUNCTION                                                                                         |
| 7:0                                                                       | GAF_CONFIG_ACC_FILTERING_NPOINTS_LOG2[23:16] | Accelerometer filtering mean value.<br>Unit: sample number in log2<br>Default: 5 (so 32 samples) |

## 18.230 IMEM\_SRAM\_APEX\_REG\_1719

| Name: IMEM_SRAM_APEX_REG_1719                                             |                                              |                                                                                                  |
|---------------------------------------------------------------------------|----------------------------------------------|--------------------------------------------------------------------------------------------------|
| Address: 1719 (6B7h)                                                      |                                              |                                                                                                  |
| Serial IF: R/W                                                            |                                              |                                                                                                  |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                              |                                                                                                  |
| Clock Domain: MCLK                                                        |                                              |                                                                                                  |
| BIT                                                                       | NAME                                         | FUNCTION                                                                                         |
| 7:0                                                                       | GAF_CONFIG_ACC_FILTERING_NPOINTS_LOG2[31:24] | Accelerometer filtering mean value.<br>Unit: sample number in log2<br>Default: 5 (so 32 samples) |

### 18.231 IMEM\_SRAM\_APEX\_REG\_1720

Name: IMEM\_SRAM\_APEX\_REG\_1720  
Address: 1720 (6B8h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                              | FUNCTION                                                                                                                                                                                                                                                             |
|-----|---------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC 1[7:0] | Stationary detection threshold of 1st metric for strict bias calibration. Threshold is compared against absolute value of delta between current gyro value and last gyro value in an analysis window.<br>Unit: 2000dps = $2^{20}$<br>Default value: 300 (so 0.57dps) |

### 18.232 IMEM\_SRAM\_APEX\_REG\_1721

Name: IMEM\_SRAM\_APEX\_REG\_1721  
Address: 1721 (6B9h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                               | FUNCTION                                                                                                                                                                                                                                                             |
|-----|----------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC 1[15:8] | Stationary detection threshold of 1st metric for strict bias calibration. Threshold is compared against absolute value of delta between current gyro value and last gyro value in an analysis window.<br>Unit: 2000dps = $2^{20}$<br>Default value: 300 (so 0.57dps) |

### 18.233 IMEM\_SRAM\_APEX\_REG\_1722

Name: IMEM\_SRAM\_APEX\_REG\_1722  
Address: 1722 (6BAh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                | FUNCTION                                                                                                                                                                                                                                                             |
|-----|-----------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC 1[23:16] | Stationary detection threshold of 1st metric for strict bias calibration. Threshold is compared against absolute value of delta between current gyro value and last gyro value in an analysis window.<br>Unit: 2000dps = $2^{20}$<br>Default value: 300 (so 0.57dps) |

### 18.234 IMEM\_SRAM\_APEX\_REG\_1723

Name: IMEM\_SRAM\_APEX\_REG\_1723  
 Address: 1723 (6BBh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                                | FUNCTION                                                                                                                                                                                                                                                                |
|-----|-----------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC 1[31:24] | Stationary detection threshold of 1st metric for strict bias calibration.<br>Threshold is compared against absolute value of delta between current gyro value and last gyro value in an analysis window.<br>Unit: 2000dps = $2^{20}$<br>Default value: 300 (so 0.57dps) |

### 18.235 IMEM\_SRAM\_APEX\_REG\_1724

Name: IMEM\_SRAM\_APEX\_REG\_1724  
 Address: 1724 (6BCh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                              | FUNCTION                                                                                            |
|-----|---------------------------------------------------|-----------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC 2[7:0] | Stationary detection threshold of 2nd metric for the strict bias calibration.<br>Default value: 400 |

### 18.236 IMEM\_SRAM\_APEX\_REG\_1725

Name: IMEM\_SRAM\_APEX\_REG\_1725  
 Address: 1725 (6BDh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                               | FUNCTION                                                                                            |
|-----|----------------------------------------------------|-----------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC 2[15:8] | Stationary detection threshold of 2nd metric for the strict bias calibration.<br>Default value: 400 |

### 18.237 IMEM\_SRAM\_APEX\_REG\_1726

Name: IMEM\_SRAM\_APEX\_REG\_1726  
 Address: 1726 (6BEh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                                | FUNCTION                                                                                            |
|-----|-----------------------------------------------------|-----------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC 2[23:16] | Stationary detection threshold of 2nd metric for the strict bias calibration.<br>Default value: 400 |

## 18.238 IMEM\_SRAM\_APEX\_REG\_1727

Name: IMEM\_SRAM\_APEX\_REG\_1727  
Address: 1727 (6BFh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                               | FUNCTION                                                                                            |
|-----|----------------------------------------------------|-----------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_STRICT_GYR_CAL_THRESHOLD_METRIC2[31:24] | Stationary detection threshold of 2nd metric for the strict bias calibration.<br>Default value: 400 |

## 18.239 IMEM\_SRAM\_APEX\_REG\_1728

Name: IMEM\_SRAM\_APEX\_REG\_1728  
Address: 1728 (6C0h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                              | FUNCTION                                                                                     |
|-----|-----------------------------------|----------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GOLDEN_BIAS_TIMER[7:0] | Validity timer of the strict bias in sample number.<br>Default: 1440000 (so 8 hours at 50Hz) |

## 18.240 IMEM\_SRAM\_APEX\_REG\_1729

Name: IMEM\_SRAM\_APEX\_REG\_1729  
Address: 1729 (6C1h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                               | FUNCTION                                                                                     |
|-----|------------------------------------|----------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GOLDEN_BIAS_TIMER[15:8] | Validity timer of the strict bias in sample number.<br>Default: 1440000 (so 8 hours at 50Hz) |

## 18.241 IMEM\_SRAM\_APEX\_REG\_1730

Name: IMEM\_SRAM\_APEX\_REG\_1730  
Address: 1730 (6C2h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                | FUNCTION                                                                                     |
|-----|-------------------------------------|----------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GOLDEN_BIAS_TIMER[23:16] | Validity timer of the strict bias in sample number.<br>Default: 1440000 (so 8 hours at 50Hz) |

### 18.242 IMEM\_SRAM\_APEX\_REG\_1731

| Name: IMEM_SRAM_APEX_REG_1731                                             |                                     |                                                                                              |
|---------------------------------------------------------------------------|-------------------------------------|----------------------------------------------------------------------------------------------|
| Address: 1731 (6C3h)                                                      |                                     |                                                                                              |
| Serial IF: R/W                                                            |                                     |                                                                                              |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                     |                                                                                              |
| Clock Domain: MCLK                                                        |                                     |                                                                                              |
| BIT                                                                       | NAME                                | FUNCTION                                                                                     |
| 7:0                                                                       | GAF_CONFIG_GOLDEN_BIAS_TIMER[31:24] | Validity timer of the strict bias in sample number.<br>Default: 1440000 (so 8 hours at 50Hz) |

### 18.243 IMEM\_SRAM\_APEX\_REG\_1732

| Name: IMEM_SRAM_APEX_REG_1732                                             |                                                  |                                                                                                                 |
|---------------------------------------------------------------------------|--------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| Address: 1732 (6C4h)                                                      |                                                  |                                                                                                                 |
| Serial IF: R/W                                                            |                                                  |                                                                                                                 |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                                  |                                                                                                                 |
| Clock Domain: MCLK                                                        |                                                  |                                                                                                                 |
| BIT                                                                       | NAME                                             | FUNCTION                                                                                                        |
| 7:0                                                                       | GAF_CONFIG_GOLDEN_BIAS_TEMPERATURE_VALIDITY[7:0] | Validity temperature variation of the strict bias.<br>Unit: degree C s32q16<br>Default: 983040 (so 15 degree C) |

### 18.244 IMEM\_SRAM\_APEX\_REG\_1733

| Name: IMEM_SRAM_APEX_REG_1733                                             |                                                   |                                                                                                                 |
|---------------------------------------------------------------------------|---------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| Address: 1733 (6C5h)                                                      |                                                   |                                                                                                                 |
| Serial IF: R/W                                                            |                                                   |                                                                                                                 |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                                   |                                                                                                                 |
| Clock Domain: MCLK                                                        |                                                   |                                                                                                                 |
| BIT                                                                       | NAME                                              | FUNCTION                                                                                                        |
| 7:0                                                                       | GAF_CONFIG_GOLDEN_BIAS_TEMPERATURE_VALIDITY[15:8] | Validity temperature variation of the strict bias.<br>Unit: degree C s32q16<br>Default: 983040 (so 15 degree C) |

### 18.245 IMEM\_SRAM\_APEX\_REG\_1734

| Name: IMEM_SRAM_APEX_REG_1734                                             |                                                    |                                                                                                                 |
|---------------------------------------------------------------------------|----------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| Address: 1734 (6C6h)                                                      |                                                    |                                                                                                                 |
| Serial IF: R/W                                                            |                                                    |                                                                                                                 |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                                    |                                                                                                                 |
| Clock Domain: MCLK                                                        |                                                    |                                                                                                                 |
| BIT                                                                       | NAME                                               | FUNCTION                                                                                                        |
| 7:0                                                                       | GAF_CONFIG_GOLDEN_BIAS_TEMPERATURE_VALIDITY[23:16] | Validity temperature variation of the strict bias.<br>Unit: degree C s32q16<br>Default: 983040 (so 15 degree C) |

### 18.246 IMEM\_SRAM\_APEX\_REG\_1735

Name: IMEM\_SRAM\_APEX\_REG\_1735  
Address: 1735 (6C7h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                               | FUNCTION                                                                                                        |
|-----|----------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_GOLDEN_BIAS_TEMPERATURE_VALIDITY[31:24] | Validity temperature variation of the strict bias.<br>Unit: degree C s32q16<br>Default: 983040 (so 15 degree C) |

### 18.247 IMEM\_SRAM\_APEX\_REG\_1736

Name: IMEM\_SRAM\_APEX\_REG\_1736  
Address: 1736 (6C8h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                           | FUNCTION                                                                                                                                                                                                              |
|-----|------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYRO_CAL_SAMPLE_NUM_LOG2[7:0] | Gyroscope calibration number of samples used to estimate metric1 and metric2, and minimum gyroscope calibration duration.<br>Unit: number of samples in log2<br>Range: [6 - 8]<br>Default: 7 (so $2^7 = 128$ samples) |

### 18.248 IMEM\_SRAM\_APEX\_REG\_1737

Name: IMEM\_SRAM\_APEX\_REG\_1737  
Address: 1737 (6C9h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                            | FUNCTION                                                                                                                                                                                                              |
|-----|-------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYRO_CAL_SAMPLE_NUM_LOG2[15:8] | Gyroscope calibration number of samples used to estimate metric1 and metric2, and minimum gyroscope calibration duration.<br>Unit: number of samples in log2<br>Range: [6 - 8]<br>Default: 7 (so $2^7 = 128$ samples) |

### 18.249 IMEM\_SRAM\_APEX\_REG\_1738

Name: IMEM\_SRAM\_APEX\_REG\_1738  
Address: 1738 (6CAh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                             | FUNCTION                                                                                                                                                                       |
|-----|--------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_LOOSE_GYRO_CAL_SAMPLE_NUM_LOG2[23:16] | Gyroscope calibration number of samples used to estimate metric1 and metric2, and minimum gyroscope calibration duration.<br>Unit: number of samples in log2<br>Range: [6 - 8] |

|  |                                     |
|--|-------------------------------------|
|  | Default: 7 (so $2^7 = 128$ samples) |
|--|-------------------------------------|

### 18.250 IMEM\_SRAM\_APEX\_REG\_1739

| Name: IMEM_SRAM_APEX_REG_1739<br>Address: 1739 (6CBh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                                 |                                                                                                                                                                                                                       |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                            | FUNCTION                                                                                                                                                                                                              |
| 7:0                                                                                                                                                                        | GAF_CONFIG_LOOSE_GYR_CAL_SAMPLE_NUM_LOG2[31:24] | Gyroscope calibration number of samples used to estimate metric1 and metric2, and minimum gyroscope calibration duration.<br>Unit: number of samples in log2<br>Range: [6 - 8]<br>Default: 7 (so $2^7 = 128$ samples) |

### 18.251 IMEM\_SRAM\_APEX\_REG\_1740

| Name: IMEM_SRAM_APEX_REG_1740<br>Address: 1740 (6CCh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                 |                                                                                                      |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                            | FUNCTION                                                                                             |
| 7:0                                                                                                                                                                        | GAF_SAVED_GYR_BIAS_DPS_Q12[7:0] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.252 IMEM\_SRAM\_APEX\_REG\_1741

| Name: IMEM_SRAM_APEX_REG_1741<br>Address: 1741 (6CDh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                  |                                                                                                      |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                             | FUNCTION                                                                                             |
| 7:0                                                                                                                                                                        | GAF_SAVED_GYR_BIAS_DPS_Q12[15:8] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.253 IMEM\_SRAM\_APEX\_REG\_1742

| Name: IMEM_SRAM_APEX_REG_1742<br>Address: 1742 (6CEh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                   |                                                                                                      |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                              | FUNCTION                                                                                             |
| 7:0                                                                                                                                                                        | GAF_SAVED_GYR_BIAS_DPS_Q12[23:16] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.254 IMEM\_SRAM\_APEX\_REG\_1743

Name: IMEM\_SRAM\_APEX\_REG\_1743  
 Address: 1743 (6CFh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                                             |
|-----|---------------------------------------|------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_GYR_BIAS_DP<br>S_Q12[31:24] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.255 IMEM\_SRAM\_APEX\_REG\_1744

Name: IMEM\_SRAM\_APEX\_REG\_1744  
 Address: 1744 (6D0h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                                             |
|-----|---------------------------------------|------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_GYR_BIAS_DP<br>S_Q12[39:32] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.256 IMEM\_SRAM\_APEX\_REG\_1745

Name: IMEM\_SRAM\_APEX\_REG\_1745  
 Address: 1745 (6D1h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                                             |
|-----|---------------------------------------|------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_GYR_BIAS_DP<br>S_Q12[47:40] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.257 IMEM\_SRAM\_APEX\_REG\_1746

Name: IMEM\_SRAM\_APEX\_REG\_1746  
 Address: 1746 (6D2h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                                             |
|-----|---------------------------------------|------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_GYR_BIAS_DP<br>S_Q12[55:48] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.258 IMEM\_SRAM\_APEX\_REG\_1747

| Name: IMEM_SRAM_APEX_REG_1747                                             |                                       |                                                                                                      |
|---------------------------------------------------------------------------|---------------------------------------|------------------------------------------------------------------------------------------------------|
| Address: 1747 (6D3h)                                                      |                                       |                                                                                                      |
| Serial IF: R/W                                                            |                                       |                                                                                                      |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                       |                                                                                                      |
| Clock Domain: MCLK                                                        |                                       |                                                                                                      |
| BIT                                                                       | NAME                                  | FUNCTION                                                                                             |
| 7:0                                                                       | GAF_SAVED_GYR_BIAS_DP<br>S_Q12[63:56] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.259 IMEM\_SRAM\_APEX\_REG\_1748

| Name: IMEM_SRAM_APEX_REG_1748                                             |                                       |                                                                                                      |
|---------------------------------------------------------------------------|---------------------------------------|------------------------------------------------------------------------------------------------------|
| Address: 1748 (6D4h)                                                      |                                       |                                                                                                      |
| Serial IF: R/W                                                            |                                       |                                                                                                      |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                       |                                                                                                      |
| Clock Domain: MCLK                                                        |                                       |                                                                                                      |
| BIT                                                                       | NAME                                  | FUNCTION                                                                                             |
| 7:0                                                                       | GAF_SAVED_GYR_BIAS_DP<br>S_Q12[71:64] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.260 IMEM\_SRAM\_APEX\_REG\_1749

| Name: IMEM_SRAM_APEX_REG_1749                                             |                                       |                                                                                                      |
|---------------------------------------------------------------------------|---------------------------------------|------------------------------------------------------------------------------------------------------|
| Address: 1749 (6D5h)                                                      |                                       |                                                                                                      |
| Serial IF: R/W                                                            |                                       |                                                                                                      |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                       |                                                                                                      |
| Clock Domain: MCLK                                                        |                                       |                                                                                                      |
| BIT                                                                       | NAME                                  | FUNCTION                                                                                             |
| 7:0                                                                       | GAF_SAVED_GYR_BIAS_DP<br>S_Q12[79:72] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.261 IMEM\_SRAM\_APEX\_REG\_1750

| Name: IMEM_SRAM_APEX_REG_1750                                             |                                       |                                                                                                      |
|---------------------------------------------------------------------------|---------------------------------------|------------------------------------------------------------------------------------------------------|
| Address: 1750 (6D6h)                                                      |                                       |                                                                                                      |
| Serial IF: R/W                                                            |                                       |                                                                                                      |
| Reset value: Random value after reset until host runs EDMP_INIT procedure |                                       |                                                                                                      |
| Clock Domain: MCLK                                                        |                                       |                                                                                                      |
| BIT                                                                       | NAME                                  | FUNCTION                                                                                             |
| 7:0                                                                       | GAF_SAVED_GYR_BIAS_DP<br>S_Q12[87:80] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.262 IMEM\_SRAM\_APEX\_REG\_1751

Name: IMEM\_SRAM\_APEX\_REG\_1751  
Address: 1751 (6D7h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                                             |
|-----|---------------------------------------|------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_GYR_BIAS_DP<br>S_Q12[95:88] | Previous gyroscope bias to start with (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.263 IMEM\_SRAM\_APEX\_REG\_1900

Name: IMEM\_SRAM\_APEX\_REG\_1900  
Address: 1900 (76Ch)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                       | FUNCTION                                                                                                                                                                                         |
|-----|--------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_ACCUR<br>ACY_COVARIANCE[7:0] | Magnetometer maximum covariance inherited from new mag accuracy to be applied.<br>Range: 2499 for accuracy 3, 4999 for accuracy 2, 9999 for accuracy 1, 500000 for accuracy 0<br>Default: 500000 |

### 18.264 IMEM\_SRAM\_APEX\_REG\_1901

Name: IMEM\_SRAM\_APEX\_REG\_1901  
Address: 1901 (76Dh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                        | FUNCTION                                                                                                                                                                                         |
|-----|---------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_ACCUR<br>ACY_COVARIANCE[15:8] | Magnetometer maximum covariance inherited from new mag accuracy to be applied.<br>Range: 2499 for accuracy 3, 4999 for accuracy 2, 9999 for accuracy 1, 500000 for accuracy 0<br>Default: 500000 |

### 18.265 IMEM\_SRAM\_APEX\_REG\_1902

Name: IMEM\_SRAM\_APEX\_REG\_1902  
Address: 1902 (76Eh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                         | FUNCTION                                                                                                                                                                      |
|-----|----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_ACCUR<br>ACY_COVARIANCE[23:16] | Magnetometer maximum covariance inherited from new mag accuracy to be applied.<br>Range: 2499 for accuracy 3, 4999 for accuracy 2, 9999 for accuracy 1, 500000 for accuracy 0 |

|  |                 |
|--|-----------------|
|  | Default: 500000 |
|--|-----------------|

### 18.266 IMEM\_SRAM\_APEX\_REG\_1903

| Name: IMEM_SRAM_APEX_REG_1903<br>Address: 1903 (76Fh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                          |                                                                                                                                                                                                  |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                     | FUNCTION                                                                                                                                                                                         |
| 7:0                                                                                                                                                                        | GAF_SAVED_MAG_ACCURACY_COVARIANCE[31:24] | Magnetometer maximum covariance inherited from new mag accuracy to be applied.<br>Range: 2499 for accuracy 3, 4999 for accuracy 2, 9999 for accuracy 1, 500000 for accuracy 0<br>Default: 500000 |

### 18.267 IMEM\_SRAM\_APEX\_REG\_1904

| Name: IMEM_SRAM_APEX_REG_1904<br>Address: 1904 (770h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                             |                                                                                                       |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|-------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                        | FUNCTION                                                                                              |
| 7:0                                                                                                                                                                        | GAF_SAVED_MAG_ACCURACY[7:0] | Magnetometer accuracy from 0 (non-calibrated) to 3 (well-calibrated).<br>Range: [0 - 3]<br>Default: 0 |

### 18.268 IMEM\_SRAM\_APEX\_REG\_1905

| Name: IMEM_SRAM_APEX_REG_1905<br>Address: 1905 (771h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                              |                                                                                                       |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                         | FUNCTION                                                                                              |
| 7:0                                                                                                                                                                        | GAF_SAVED_MAG_ACCURACY[15:8] | Magnetometer accuracy from 0 (non-calibrated) to 3 (well-calibrated).<br>Range: [0 - 3]<br>Default: 0 |

### 18.269 IMEM\_SRAM\_APEX\_REG\_1906

| Name: IMEM_SRAM_APEX_REG_1906<br>Address: 1906 (772h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                               |                                                                                                       |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|-------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                          | FUNCTION                                                                                              |
| 7:0                                                                                                                                                                        | GAF_SAVED_MAG_ACCURACY[23:16] | Magnetometer accuracy from 0 (non-calibrated) to 3 (well-calibrated).<br>Range: [0 - 3]<br>Default: 0 |

### 18.270 IMEM\_SRAM\_APEX\_REG\_1907

Name: IMEM\_SRAM\_APEX\_REG\_1907  
 Address: 1907 (773h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                          | FUNCTION                                                                                              |
|-----|-------------------------------|-------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_ACCURACY[31:24] | Magnetometer accuracy from 0 (non-calibrated) to 3 (well-calibrated).<br>Range: [0 - 3]<br>Default: 0 |

### 18.271 IMEM\_SRAM\_APEX\_REG\_1908

Name: IMEM\_SRAM\_APEX\_REG\_1908  
 Address: 1908 (774h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                           | FUNCTION                                                                                       |
|-----|--------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_BIAS_UT_Q16[7:0] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.272 IMEM\_SRAM\_APEX\_REG\_1909

Name: IMEM\_SRAM\_APEX\_REG\_1909  
 Address: 1909 (775h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                       |
|-----|---------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_BIAS_UT_Q16[15:8] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.273 IMEM\_SRAM\_APEX\_REG\_1910

Name: IMEM\_SRAM\_APEX\_REG\_1910  
 Address: 1910 (776h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                       |
|-----|----------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_BIAS_UT_Q16[23:16] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.274 IMEM\_SRAM\_APEX\_REG\_1911

Name: IMEM\_SRAM\_APEX\_REG\_1911  
 Address: 1911 (777h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                       |
|-----|----------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_BIAS_UT_Q16[31:24] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.275 IMEM\_SRAM\_APEX\_REG\_1912

Name: IMEM\_SRAM\_APEX\_REG\_1912  
 Address: 1912 (778h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                       |
|-----|----------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_BIAS_UT_Q16[39:32] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.276 IMEM\_SRAM\_APEX\_REG\_1913

Name: IMEM\_SRAM\_APEX\_REG\_1913  
 Address: 1913 (779h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                       |
|-----|----------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_BIAS_UT_Q16[47:40] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.277 IMEM\_SRAM\_APEX\_REG\_1914

Name: IMEM\_SRAM\_APEX\_REG\_1914  
 Address: 1914 (77Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                       |
|-----|----------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_BIAS_UT_Q16[55:48] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.278 IMEM\_SRAM\_APEX\_REG\_1915

| Name: IMEM_SRAM_APEX_REG_1915<br>Address: 1915 (77Bh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                  |                                                                                                |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                             | FUNCTION                                                                                       |
| 7:0                                                                                                                                                                        | GAF_SAVED_MAG_BIAS_UT_Q16[63:56] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.279 IMEM\_SRAM\_APEX\_REG\_1916

| Name: IMEM_SRAM_APEX_REG_1916<br>Address: 1916 (77Ch)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                  |                                                                                                |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                             | FUNCTION                                                                                       |
| 7:0                                                                                                                                                                        | GAF_SAVED_MAG_BIAS_UT_Q16[71:64] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.280 IMEM\_SRAM\_APEX\_REG\_1917

| Name: IMEM_SRAM_APEX_REG_1917<br>Address: 1917 (77Dh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                  |                                                                                                |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                             | FUNCTION                                                                                       |
| 7:0                                                                                                                                                                        | GAF_SAVED_MAG_BIAS_UT_Q16[79:72] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.281 IMEM\_SRAM\_APEX\_REG\_1918

| Name: IMEM_SRAM_APEX_REG_1918<br>Address: 1918 (77Eh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                  |                                                                                                |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                             | FUNCTION                                                                                       |
| 7:0                                                                                                                                                                        | GAF_SAVED_MAG_BIAS_UT_Q16[87:80] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.282 IMEM\_SRAM\_APEX\_REG\_1919

Name: IMEM\_SRAM\_APEX\_REG\_1919  
 Address: 1919 (77Fh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                       |
|-----|----------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_MAG_BIAS_UT_Q16[95:88] | Magnetometer bias to start with (one value per axis).<br>Unit: dps in s32q16<br>Default: 0;0;0 |

### 18.283 IMEM\_SRAM\_APEX\_REG\_2072

Name: IMEM\_SRAM\_APEX\_REG\_2072  
 Address: 2072 (818h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                                                                  |
|-----|------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAGCAL_DT_US[7:0] | Mag ODR as configured for magnetometer calibration. Must match gaf_config_mag_dt_us value at any time.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.284 IMEM\_SRAM\_APEX\_REG\_2073

Name: IMEM\_SRAM\_APEX\_REG\_2073  
 Address: 2073 (819h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                          | FUNCTION                                                                                                                                  |
|-----|-------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAGCAL_DT_US[15:8] | Mag ODR as configured for magnetometer calibration. Must match gaf_config_mag_dt_us value at any time.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.285 IMEM\_SRAM\_APEX\_REG\_2074

Name: IMEM\_SRAM\_APEX\_REG\_2074  
 Address: 2074 (81Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                           | FUNCTION                                                                                                                                  |
|-----|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAGCAL_DT_US[23:16] | Mag ODR as configured for magnetometer calibration. Must match gaf_config_mag_dt_us value at any time.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.286 IMEM\_SRAM\_APEX\_REG\_2075

Name: IMEM\_SRAM\_APEX\_REG\_2075  
 Address: 2075 (81Bh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                           | FUNCTION                                                                                                                                  |
|-----|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAGCAL_DT_US[31:24] | Mag ODR as configured for magnetometer calibration. Must match gaf_config_mag_dt_us value at any time.<br>Unit: $\mu$ s<br>Default: 20000 |

### 18.287 IMEM\_SRAM\_APEX\_REG\_2080

Name: IMEM\_SRAM\_APEX\_REG\_2080  
 Address: 2080 (820h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                     | FUNCTION                                                                                                       |
|-----|------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_HUGE_DISTURBANCE[7:0] | Huge disturbance threshold to reset the algorithm.<br>Unit: $\mu$ T in s32q11<br>Default: 409600 (200 $\mu$ T) |

### 18.288 IMEM\_SRAM\_APEX\_REG\_2081

Name: IMEM\_SRAM\_APEX\_REG\_2081  
 Address: 2081 (821h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                      | FUNCTION                                                                                                       |
|-----|-------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_HUGE_DISTURBANCE[15:8] | Huge disturbance threshold to reset the algorithm.<br>Unit: $\mu$ T in s32q11<br>Default: 409600 (200 $\mu$ T) |

### 18.289 IMEM\_SRAM\_APEX\_REG\_2082

Name: IMEM\_SRAM\_APEX\_REG\_2082  
 Address: 2082 (822h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                       | FUNCTION                                                                                                       |
|-----|--------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_HUGE_DISTURBANCE[23:16] | Huge disturbance threshold to reset the algorithm.<br>Unit: $\mu$ T in s32q11<br>Default: 409600 (200 $\mu$ T) |

### 18.290 IMEM\_SRAM\_APEX\_REG\_2083

Name: IMEM\_SRAM\_APEX\_REG\_2083  
Address: 2083 (823h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                       | FUNCTION                                                                                                                    |
|-----|--------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_HUGE_DISTURBANCE[31:24] | Huge disturbance threshold to reset the algorithm.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 409600 (200 $\mu\text{T}$ ) |

### 18.291 IMEM\_SRAM\_APEX\_REG\_2084

Name: IMEM\_SRAM\_APEX\_REG\_2084  
Address: 2084 (824h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                    | FUNCTION                                                                                                                                               |
|-----|-----------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_A_NOMALY_RADIUS[7:0] | Difference between current radius and measurement to switch to disturbed state.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 30720 (15 $\mu\text{T}$ ) |

### 18.292 IMEM\_SRAM\_APEX\_REG\_2085

Name: IMEM\_SRAM\_APEX\_REG\_2085  
Address: 2085 (825h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                     | FUNCTION                                                                                                                                               |
|-----|------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_A_NOMALY_RADIUS[15:8] | Difference between current radius and measurement to switch to disturbed state.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 30720 (15 $\mu\text{T}$ ) |

### 18.293 IMEM\_SRAM\_APEX\_REG\_2086

Name: IMEM\_SRAM\_APEX\_REG\_2086  
Address: 2086 (826h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                      | FUNCTION                                                                                                                                               |
|-----|-------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_A_NOMALY_RADIUS[23:16] | Difference between current radius and measurement to switch to disturbed state.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 30720 (15 $\mu\text{T}$ ) |

### 18.294 IMEM\_SRAM\_APEX\_REG\_2087

Name: IMEM\_SRAM\_APEX\_REG\_2087  
 Address: 2087 (827h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                         | FUNCTION                                                                                                                                               |
|-----|----------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_A<br>NOMALY_RADIUS[31:24] | Difference between current radius and measurement to switch to disturbed state.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 30720 (15 $\mu\text{T}$ ) |

### 18.295 IMEM\_SRAM\_APEX\_REG\_2088

Name: IMEM\_SRAM\_APEX\_REG\_2088  
 Address: 2088 (828h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                     | FUNCTION                                                                                                                                   |
|-----|------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_ANGLE[7:0] | Minimum angular variation between 2 consecutive measurements (using gyro).<br>Unit: s32q30<br>Default: 1050277989 ( $\cos(12\text{deg})$ ) |

### 18.296 IMEM\_SRAM\_APEX\_REG\_2089

Name: IMEM\_SRAM\_APEX\_REG\_2089  
 Address: 2089 (829h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                      | FUNCTION                                                                                                                                   |
|-----|-------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_ANGLE[15:8] | Minimum angular variation between 2 consecutive measurements (using gyro).<br>Unit: s32q30<br>Default: 1050277989 ( $\cos(12\text{deg})$ ) |

### 18.297 IMEM\_SRAM\_APEX\_REG\_2090

Name: IMEM\_SRAM\_APEX\_REG\_2090  
 Address: 2090 (82Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                       | FUNCTION                                                                                                                                   |
|-----|--------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_ANGLE[23:16] | Minimum angular variation between 2 consecutive measurements (using gyro).<br>Unit: s32q30<br>Default: 1050277989 ( $\cos(12\text{deg})$ ) |

### 18.298 IMEM\_SRAM\_APEX\_REG\_2091

Name: IMEM\_SRAM\_APEX\_REG\_2091  
Address: 2091 (82Bh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                       | FUNCTION                                                                                                                       |
|-----|--------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_ANGLE[31:24] | Minimum angular variation between 2 consecutive measurements (using gyro).<br>Unit: s32q30<br>Default: 1050277989 (cos(12deg)) |

### 18.299 IMEM\_SRAM\_APEX\_REG\_2092

Name: IMEM\_SRAM\_APEX\_REG\_2092  
Address: 2092 (82Ch)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                             | FUNCTION                                                                                                                          |
|-----|--------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_DISTANCE_GYRO[7:0] | Minimum distance variation between 2 consecutive measurements (using gyro).<br>Unit: $\mu$ T s32q11<br>Default: 10240 (5 $\mu$ T) |

### 18.300 IMEM\_SRAM\_APEX\_REG\_2093

Name: IMEM\_SRAM\_APEX\_REG\_2093  
Address: 2093 (82Dh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                              | FUNCTION                                                                                                                          |
|-----|---------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_DISTANCE_GYRO[15:8] | Minimum distance variation between 2 consecutive measurements (using gyro).<br>Unit: $\mu$ T s32q11<br>Default: 10240 (5 $\mu$ T) |

### 18.301 IMEM\_SRAM\_APEX\_REG\_2094

Name: IMEM\_SRAM\_APEX\_REG\_2094  
Address: 2094 (82Eh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                               | FUNCTION                                                                                                                          |
|-----|----------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_DISTANCE_GYRO[23:16] | Minimum distance variation between 2 consecutive measurements (using gyro).<br>Unit: $\mu$ T s32q11<br>Default: 10240 (5 $\mu$ T) |

### 18.302 IMEM\_SRAM\_APEX\_REG\_2095

Name: IMEM\_SRAM\_APEX\_REG\_2095  
 Address: 2095 (82Fh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                               | FUNCTION                                                                                                                                       |
|-----|----------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_DISTANCE_GYRO[31:24] | Minimum distance variation between 2 consecutive measurements (using gyro).<br>Unit: $\mu\text{T}$ s32q11<br>Default: 10240 (5 $\mu\text{T}$ ) |

### 18.303 IMEM\_SRAM\_APEX\_REG\_2096

Name: IMEM\_SRAM\_APEX\_REG\_2096  
 Address: 2096 (830h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                                | FUNCTION                                                                                                                                               |
|-----|-----------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_DISTANCE_NOGYRO [7:0] | Minimum distance variation between 2 consecutive measurements (not using gyro).<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 30720 (15 $\mu\text{T}$ ) |

### 18.304 IMEM\_SRAM\_APEX\_REG\_2097

Name: IMEM\_SRAM\_APEX\_REG\_2097  
 Address: 2097 (831h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                                 | FUNCTION                                                                                                                                               |
|-----|------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_DISTANCE_NOGYRO [15:8] | Minimum distance variation between 2 consecutive measurements (not using gyro).<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 30720 (15 $\mu\text{T}$ ) |

### 18.305 IMEM\_SRAM\_APEX\_REG\_2098

Name: IMEM\_SRAM\_APEX\_REG\_2098  
 Address: 2098 (832h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                                  | FUNCTION                                                                                                                                               |
|-----|-------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_DISTANCE_NOGYRO [23:16] | Minimum distance variation between 2 consecutive measurements (not using gyro).<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 30720 (15 $\mu\text{T}$ ) |

### 18.306 IMEM\_SRAM\_APEX\_REG\_2099

Name: IMEM\_SRAM\_APEX\_REG\_2099  
Address: 2099 (833h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                                     | FUNCTION                                                                                                                                               |
|-----|----------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_S<br>ELECT_DISTANCE_NOGYRO<br>[31:24] | Minimum distance variation between 2 consecutive measurements (not using gyro).<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 30720 (15 $\mu\text{T}$ ) |

### 18.307 IMEM\_SRAM\_APEX\_REG\_2100

Name: IMEM\_SRAM\_APEX\_REG\_2100  
Address: 2100 (834h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                 |
|-----|---------------------------------------|----------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_Q0_ST<br>ANDALONE[7:0] | Magnetometer calibration model covariance.<br>Default: 3 |

### 18.308 IMEM\_SRAM\_APEX\_REG\_2101

Name: IMEM\_SRAM\_APEX\_REG\_2101  
Address: 2101 (835h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                   | FUNCTION                                                 |
|-----|----------------------------------------|----------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_Q0_ST<br>ANDALONE[15:8] | Magnetometer calibration model covariance.<br>Default: 3 |

### 18.309 IMEM\_SRAM\_APEX\_REG\_2102

Name: IMEM\_SRAM\_APEX\_REG\_2102  
Address: 2102 (836h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                    | FUNCTION                                                 |
|-----|-----------------------------------------|----------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_Q0_ST<br>ANDALONE[23:16] | Magnetometer calibration model covariance.<br>Default: 3 |

### 18.310 IMEM\_SRAM\_APEX\_REG\_2103

Name: IMEM\_SRAM\_APEX\_REG\_2103  
 Address: 2103 (837h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                    | FUNCTION                                                 |
|-----|-----------------------------------------|----------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_Q0_ST<br>ANDALONE[31:24] | Magnetometer calibration model covariance.<br>Default: 3 |

### 18.311 IMEM\_SRAM\_APEX\_REG\_2104

Name: IMEM\_SRAM\_APEX\_REG\_2104  
 Address: 2104 (838h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                            |
|-----|---------------------------------------|---------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_R0_ST<br>ANDALONE[7:0] | Magnetometer calibration measurement covariance.<br>Default: 400000 |

### 18.312 IMEM\_SRAM\_APEX\_REG\_2105

Name: IMEM\_SRAM\_APEX\_REG\_2105  
 Address: 2105 (839h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                   | FUNCTION                                                            |
|-----|----------------------------------------|---------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_R0_ST<br>ANDALONE[15:8] | Magnetometer calibration measurement covariance.<br>Default: 400000 |

### 18.313 IMEM\_SRAM\_APEX\_REG\_2106

Name: IMEM\_SRAM\_APEX\_REG\_2106  
 Address: 2106 (83Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                    | FUNCTION                                                            |
|-----|-----------------------------------------|---------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_R0_ST<br>ANDALONE[23:16] | Magnetometer calibration measurement covariance.<br>Default: 400000 |

### 18.314 IMEM\_SRAM\_APEX\_REG\_2107

Name: IMEM\_SRAM\_APEX\_REG\_2107  
 Address: 2107 (83Bh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                    | FUNCTION                                                            |
|-----|-----------------------------------------|---------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_R0_ST<br>ANDALONE[31:24] | Magnetometer calibration measurement covariance.<br>Default: 400000 |

### 18.315 IMEM\_SRAM\_APEX\_REG\_2108

Name: IMEM\_SRAM\_APEX\_REG\_2108  
 Address: 2108 (83Ch)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                | FUNCTION                                                                         |
|-----|-------------------------------------|----------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_Q0_AS<br>SISTED[7:0] | Magnetometer calibration model covariance for gyro assisted model.<br>Default: 1 |

### 18.316 IMEM\_SRAM\_APEX\_REG\_2109

Name: IMEM\_SRAM\_APEX\_REG\_2109  
 Address: 2109 (83Dh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                 | FUNCTION                                                                         |
|-----|--------------------------------------|----------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_Q0_AS<br>SISTED[15:8] | Magnetometer calibration model covariance for gyro assisted model.<br>Default: 1 |

### 18.317 IMEM\_SRAM\_APEX\_REG\_2110

Name: IMEM\_SRAM\_APEX\_REG\_2110  
 Address: 2110 (83Eh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                         |
|-----|---------------------------------------|----------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_Q0_AS<br>SISTED[23:16] | Magnetometer calibration model covariance for gyro assisted model.<br>Default: 1 |

## 18.318 IMEM\_SRAM\_APEX\_REG\_2111

Name: IMEM\_SRAM\_APEX\_REG\_2111  
Address: 2111 (83Fh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                         |
|-----|---------------------------------------|----------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_Q0_AS<br>SISTED[31:24] | Magnetometer calibration model covariance for gyro assisted model.<br>Default: 1 |

## 18.319 IMEM\_SRAM\_APEX\_REG\_2112

Name: IMEM\_SRAM\_APEX\_REG\_2112  
Address: 2112 (840h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                | FUNCTION                                                                                  |
|-----|-------------------------------------|-------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_R0_AS<br>SISTED[7:0] | Magnetometer calibration measurement covariance for gyro assisted model.<br>Default: 5000 |

## 18.320 IMEM\_SRAM\_APEX\_REG\_2113

Name: IMEM\_SRAM\_APEX\_REG\_2113  
Address: 2113 (841h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                 | FUNCTION                                                                                  |
|-----|--------------------------------------|-------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_R0_AS<br>SISTED[15:8] | Magnetometer calibration measurement covariance for gyro assisted model.<br>Default: 5000 |

## 18.321 IMEM\_SRAM\_APEX\_REG\_2114

Name: IMEM\_SRAM\_APEX\_REG\_2114  
Address: 2114 (842h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                                  | FUNCTION                                                                                  |
|-----|---------------------------------------|-------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_R0_AS<br>SISTED[23:16] | Magnetometer calibration measurement covariance for gyro assisted model.<br>Default: 5000 |

### 18.322 IMEM\_SRAM\_APEX\_REG\_2115

| Name: IMEM_SRAM_APEX_REG_2115<br>Address: 2115 (843h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                       |                                                                                           |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|-------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                  | FUNCTION                                                                                  |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_RO_AS<br>SISTED[31:24] | Magnetometer calibration measurement covariance for gyro assisted model.<br>Default: 5000 |

### 18.323 IMEM\_SRAM\_APEX\_REG\_2116

| Name: IMEM_SRAM_APEX_REG_2116<br>Address: 2116 (844h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                             |                                                                                                                 |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                        | FUNCTION                                                                                                        |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_THR_<br>MAX_RADIUS_JUMP[7:0] | Maximum radius jump between 2 solutions.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 40960 (20 $\mu\text{T}$ ) |

### 18.324 IMEM\_SRAM\_APEX\_REG\_2117

| Name: IMEM_SRAM_APEX_REG_2117<br>Address: 2117 (845h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                              |                                                                                                                 |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                         | FUNCTION                                                                                                        |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_THR_<br>MAX_RADIUS_JUMP[15:8] | Maximum radius jump between 2 solutions.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 40960 (20 $\mu\text{T}$ ) |

### 18.325 IMEM\_SRAM\_APEX\_REG\_2118

| Name: IMEM_SRAM_APEX_REG_2118<br>Address: 2118 (846h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                                   |                                                                                                                 |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                              | FUNCTION                                                                                                        |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_THR_<br>MAX_RADIUS_JUMP[23:16<br>] | Maximum radius jump between 2 solutions.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 40960 (20 $\mu\text{T}$ ) |

### 18.326 IMEM\_SRAM\_APEX\_REG\_2119

Name: IMEM\_SRAM\_APEX\_REG\_2119  
 Address: 2119 (847h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                      | FUNCTION                                                                                                        |
|-----|-------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_MAX_RADIUS_JUMP[31:24] | Maximum radius jump between 2 solutions.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 40960 (20 $\mu\text{T}$ ) |

### 18.327 IMEM\_SRAM\_APEX\_REG\_2120

Name: IMEM\_SRAM\_APEX\_REG\_2120  
 Address: 2120 (848h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                               | FUNCTION                                                                                       |
|-----|------------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_MAX_RADIUS[7:0] | Maximum field radius.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 256000 (125 $\mu\text{T}$ ) |

### 18.328 IMEM\_SRAM\_APEX\_REG\_2121

Name: IMEM\_SRAM\_APEX\_REG\_2121  
 Address: 2121 (849h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                | FUNCTION                                                                                       |
|-----|-------------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_MAX_RADIUS[15:8] | Maximum field radius.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 256000 (125 $\mu\text{T}$ ) |

### 18.329 IMEM\_SRAM\_APEX\_REG\_2122

Name: IMEM\_SRAM\_APEX\_REG\_2122  
 Address: 2122 (84Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                 | FUNCTION                                                                                       |
|-----|--------------------------------------|------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_MAX_RADIUS[23:16] | Maximum field radius.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 256000 (125 $\mu\text{T}$ ) |

### 18.330 IMEM\_SRAM\_APEX\_REG\_2123

| Name: IMEM_SRAM_APEX_REG_2123<br>Address: 2123 (84Bh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                      |                                                                                                |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                 | FUNCTION                                                                                       |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_THR_MAX_RADIUS[31:24] | Maximum field radius.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 256000 (125 $\mu\text{T}$ ) |

### 18.331 IMEM\_SRAM\_APEX\_REG\_2124

| Name: IMEM_SRAM_APEX_REG_2124<br>Address: 2124 (84Ch)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                    |                                                                                              |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                               | FUNCTION                                                                                     |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_THR_MIN_RADIUS[7:0] | Minimum field radius.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 36864 (18 $\mu\text{T}$ ) |

### 18.332 IMEM\_SRAM\_APEX\_REG\_2125

| Name: IMEM_SRAM_APEX_REG_2125<br>Address: 2125 (84Dh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                     |                                                                                              |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                | FUNCTION                                                                                     |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_THR_MIN_RADIUS[15:8] | Minimum field radius.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 36864 (18 $\mu\text{T}$ ) |

### 18.333 IMEM\_SRAM\_APEX\_REG\_2126

| Name: IMEM_SRAM_APEX_REG_2126<br>Address: 2126 (84Eh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                      |                                                                                              |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                                 | FUNCTION                                                                                     |
| 7:0                                                                                                                                                                        | GAF_CONFIG_MAG_THR_MIN_RADIUS[23:16] | Minimum field radius.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 36864 (18 $\mu\text{T}$ ) |

### 18.334 IMEM\_SRAM\_APEX\_REG\_2127

Name: IMEM\_SRAM\_APEX\_REG\_2127  
 Address: 2127 (84Fh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                 | FUNCTION                                                                                     |
|-----|--------------------------------------|----------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_THR_MIN_RADIUS[31:24] | Minimum field radius.<br>Unit: $\mu\text{T}$ in s32q11<br>Default: 36864 (18 $\mu\text{T}$ ) |

### 18.335 IMEM\_SRAM\_APEX\_REG\_2128

Name: IMEM\_SRAM\_APEX\_REG\_2128  
 Address: 2128 (850h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                      | FUNCTION                                                                                          |
|-----|-------------------------------------------|---------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_CALIBRATION_CONDITION[7:0] | Control if we check additional condition on covariance in magnetometer calibration.<br>Default: 1 |

### 18.336 IMEM\_SRAM\_APEX\_REG\_2129

Name: IMEM\_SRAM\_APEX\_REG\_2129  
 Address: 2129 (851h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                                       | FUNCTION                                                                                          |
|-----|--------------------------------------------|---------------------------------------------------------------------------------------------------|
| 7:0 | GAF_CONFIG_MAG_CALIBRATION_CONDITION[15:8] | Control if we check additional condition on covariance in magnetometer calibration.<br>Default: 1 |

### 18.337 IMEM\_SRAM\_APEX\_REG\_2248

Name: IMEM\_SRAM\_APEX\_REG\_2248  
 Address: 2248 (8C8h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                           | FUNCTION                                                                                      |
|-----|--------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[7:0] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

## 18.338 IMEM\_SRAM\_APEX\_REG\_2249

Name: IMEM\_SRAM\_APEX\_REG\_2249  
Address: 2249 (8C9h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                      |
|-----|---------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[15:8] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

## 18.339 IMEM\_SRAM\_APEX\_REG\_2250

Name: IMEM\_SRAM\_APEX\_REG\_2250  
Address: 2250 (8CAh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                      |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[23:16] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

## 18.340 IMEM\_SRAM\_APEX\_REG\_2251

Name: IMEM\_SRAM\_APEX\_REG\_2251  
Address: 2251 (8CBh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                      |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[31:24] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

## 18.341 IMEM\_SRAM\_APEX\_REG\_2252

Name: IMEM\_SRAM\_APEX\_REG\_2252  
Address: 2252 (8CCh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                      |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[39:32] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

### 18.342 IMEM\_SRAM\_APEX\_REG\_2253

Name: IMEM\_SRAM\_APEX\_REG\_2253  
Address: 2253 (8CDh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                      |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[47:40] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

### 18.343 IMEM\_SRAM\_APEX\_REG\_2254

Name: IMEM\_SRAM\_APEX\_REG\_2254  
Address: 2254 (8CEh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                      |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[55:48] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

### 18.344 IMEM\_SRAM\_APEX\_REG\_2255

Name: IMEM\_SRAM\_APEX\_REG\_2255  
Address: 2255 (8CFh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                      |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[63:56] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

### 18.345 IMEM\_SRAM\_APEX\_REG\_2256

Name: IMEM\_SRAM\_APEX\_REG\_2256  
Address: 2256 (8D0h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                      |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[71:64] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

### 18.346 IMEM\_SRAM\_APEX\_REG\_2257

Name: IMEM\_SRAM\_APEX\_REG\_2257  
 Address: 2257 (8D1h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                      |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[79:72] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

### 18.347 IMEM\_SRAM\_APEX\_REG\_2258

Name: IMEM\_SRAM\_APEX\_REG\_2258  
 Address: 2258 (8D2h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                      |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[87:80] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

### 18.348 IMEM\_SRAM\_APEX\_REG\_2259

Name: IMEM\_SRAM\_APEX\_REG\_2259  
 Address: 2259 (8D3h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                      |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_BIAS_1G_Q16[95:88] | Accelerometer bias to start with (one value per axis).<br>Unit: g in s32q16<br>Default: 0;0;0 |

### 18.349 IMEM\_SRAM\_APEX\_REG\_2339

Name: IMEM\_SRAM\_APEX\_REG\_2339  
 Address: 2339 (923h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                        | FUNCTION                                                                                               |
|-----|-----------------------------|--------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_SAVED_ACC_ACCURACY[7:0] | Accelerometer accuracy from 0 (non-calibrated) to 3 (well-calibrated).<br>Range: [0 - 3]<br>Default: 0 |

### 18.350 IMEM\_SRAM\_APEX\_REG\_2340

Name: IMEM\_SRAM\_APEX\_REG\_2340  
Address: 2340 (924h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                      |
|-----|----------------------|-------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_INIT_STATUS[7:0] | GAF initialization status. Set to 1 by eDMP once GAF initialization is done.<br>Default: 0 (GAF initialization not performed) |

### 18.351 IMEM\_SRAM\_APEX\_REG\_2412

Name: IMEM\_SRAM\_APEX\_REG\_2412  
Address: 2412 (96Ch)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                           | FUNCTION                                                                                                  |
|-----|--------------------------------|-----------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_GYR_BIAS_DPS_Q12[7:0] | Latest gyroscope bias computed to be saved (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.352 IMEM\_SRAM\_APEX\_REG\_2413

Name: IMEM\_SRAM\_APEX\_REG\_2413  
Address: 2413 (96Dh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                  |
|-----|---------------------------------|-----------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_GYR_BIAS_DPS_Q12[15:8] | Latest gyroscope bias computed to be saved (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.353 IMEM\_SRAM\_APEX\_REG\_2414

Name: IMEM\_SRAM\_APEX\_REG\_2414  
Address: 2414 (96Eh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                             | FUNCTION                                                                                                  |
|-----|----------------------------------|-----------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_GYR_BIAS_DPS_Q12[23:16] | Latest gyroscope bias computed to be saved (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.354 IMEM\_SRAM\_APEX\_REG\_2415

| Name: IMEM_SRAM_APEX_REG_2415<br>Address: 2415 (96Fh)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                  |                                                                                                           |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|-----------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                             | FUNCTION                                                                                                  |
| 7:0                                                                                                                                                                        | GAF_READ_GYR_BIAS_DPS_Q12[31:24] | Latest gyroscope bias computed to be saved (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.355 IMEM\_SRAM\_APEX\_REG\_2416

| Name: IMEM_SRAM_APEX_REG_2416<br>Address: 2416 (970h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                  |                                                                                                           |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|-----------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                             | FUNCTION                                                                                                  |
| 7:0                                                                                                                                                                        | GAF_READ_GYR_BIAS_DPS_Q12[39:32] | Latest gyroscope bias computed to be saved (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.356 IMEM\_SRAM\_APEX\_REG\_2417

| Name: IMEM_SRAM_APEX_REG_2417<br>Address: 2417 (971h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                                  |                                                                                                           |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|-----------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                             | FUNCTION                                                                                                  |
| 7:0                                                                                                                                                                        | GAF_READ_GYR_BIAS_DPS_Q12[47:40] | Latest gyroscope bias computed to be saved (one value per axis).<br>Unit: dps in s32q12<br>Default: 0;0;0 |

### 18.357 IMEM\_SRAM\_APEX\_REG\_2420

| Name: IMEM_SRAM_APEX_REG_2420<br>Address: 2420 (974h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                               |                                                                                                                                                                          |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                        | NAME                          | FUNCTION                                                                                                                                                                 |
| 7:0                                                                                                                                                                        | GAF_READ_MAG_BIAS_UT_Q16[7:0] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu$ T in s32q16<br>Default: 0;0;0 |

## 18.358 IMEM\_SRAM\_APEX\_REG\_2421

Name: IMEM\_SRAM\_APEX\_REG\_2421  
Address: 2421 (975h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                           | FUNCTION                                                                                                                                                                       |
|-----|--------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[15:8] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu\text{T}$ in s32q16<br>Default: 0;0;0 |

## 18.359 IMEM\_SRAM\_APEX\_REG\_2422

Name: IMEM\_SRAM\_APEX\_REG\_2422  
Address: 2422 (976h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                       |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[23:16] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu\text{T}$ in s32q16<br>Default: 0;0;0 |

## 18.360 IMEM\_SRAM\_APEX\_REG\_2423

Name: IMEM\_SRAM\_APEX\_REG\_2423  
Address: 2423 (977h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                       |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[31:24] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu\text{T}$ in s32q16<br>Default: 0;0;0 |

## 18.361 IMEM\_SRAM\_APEX\_REG\_2424

Name: IMEM\_SRAM\_APEX\_REG\_2424  
Address: 2424 (978h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                       |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[39:32] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu\text{T}$ in s32q16<br>Default: 0;0;0 |

## 18.362 IMEM\_SRAM\_APEX\_REG\_2425

Name: IMEM\_SRAM\_APEX\_REG\_2425  
Address: 2425 (979h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                       |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[47:40] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu\text{T}$ in s32q16<br>Default: 0;0;0 |

## 18.363 IMEM\_SRAM\_APEX\_REG\_2426

Name: IMEM\_SRAM\_APEX\_REG\_2426  
Address: 2426 (97Ah)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                       |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[55:48] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu\text{T}$ in s32q16<br>Default: 0;0;0 |

## 18.364 IMEM\_SRAM\_APEX\_REG\_2427

Name: IMEM\_SRAM\_APEX\_REG\_2427  
Address: 2427 (97Bh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                       |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[63:56] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu\text{T}$ in s32q16<br>Default: 0;0;0 |

## 18.365 IMEM\_SRAM\_APEX\_REG\_2428

Name: IMEM\_SRAM\_APEX\_REG\_2428  
Address: 2428 (97Ch)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                       |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[71:64] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu\text{T}$ in s32q16<br>Default: 0;0;0 |

## 18.366 IMEM\_SRAM\_APEX\_REG\_2429

Name: IMEM\_SRAM\_APEX\_REG\_2429  
Address: 2429 (97Dh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                 |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[79:72] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu$ T in s32q16<br>Default: 0;0;0 |

## 18.367 IMEM\_SRAM\_APEX\_REG\_2430

Name: IMEM\_SRAM\_APEX\_REG\_2430  
Address: 2430 (97Eh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                 |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[87:80] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu$ T in s32q16<br>Default: 0;0;0 |

## 18.368 IMEM\_SRAM\_APEX\_REG\_2431

Name: IMEM\_SRAM\_APEX\_REG\_2431  
Address: 2431 (97Fh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                            | FUNCTION                                                                                                                                                                 |
|-----|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_BIAS_UT_Q16[95:88] | Latest magnetometer bias computed to be saved (one value per axis), any new mag bias must also be applied in this RAM area.<br>Unit: $\mu$ T in s32q16<br>Default: 0;0;0 |

## 18.369 IMEM\_SRAM\_APEX\_REG\_2433

Name: IMEM\_SRAM\_APEX\_REG\_2433  
Address: 2433 (981h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                       | FUNCTION                                                                                                                 |
|-----|----------------------------|--------------------------------------------------------------------------------------------------------------------------|
| 7:0 | GAF_READ_MAG_ACCURACY[7:0] | Latest magnetometer accuracy from 0 (non calibrated) to 3 (well calibrated) to be saved.<br>Range: [0 - 3]<br>Default: 0 |

### 18.370 IMEM\_SRAM\_APEX\_REG\_2524

Name: IMEM\_SRAM\_APEX\_REG\_2524  
 Address: 2524 (9DCh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                      | FUNCTION                                                                                                                                 |
|-----|---------------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TIME_FEAS_CONFIG[7:0] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.371 IMEM\_SRAM\_APEX\_REG\_2525

Name: IMEM\_SRAM\_APEX\_REG\_2525  
 Address: 2525 (9DDh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                       | FUNCTION                                                                                                                                 |
|-----|----------------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TIME_FEAS_CONFIG[15:8] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.372 IMEM\_SRAM\_APEX\_REG\_2548

Name: IMEM\_SRAM\_APEX\_REG\_2548  
 Address: 2548 (9F4h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                              |
|-----|----------------------|---------------------------------------|
| 7:0 | SIF_CLASS_INDEX[7:0] | Index of SIF predicted gesture class. |

### 18.373 IMEM\_SRAM\_APEX\_REG\_2549

Name: IMEM\_SRAM\_APEX\_REG\_2549  
 Address: 2549 (9F5h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                  | FUNCTION                              |
|-----|-----------------------|---------------------------------------|
| 7:0 | SIF_CLASS_INDEX[15:8] | Index of SIF predicted gesture class. |

### 18.374 IMEM\_SRAM\_APEX\_REG\_2612

Name: IMEM\_SRAM\_APEX\_REG\_2612  
 Address: 2612 (A34h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME             | FUNCTION                                                                                                                                 |
|-----|------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CCONFIG[7:0] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.375 IMEM\_SRAM\_APEX\_REG\_2613

Name: IMEM\_SRAM\_APEX\_REG\_2613  
 Address: 2613 (A35h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                 |
|-----|-------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CCONFIG[15:8] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.376 IMEM\_SRAM\_APEX\_REG\_2614

Name: IMEM\_SRAM\_APEX\_REG\_2614  
 Address: 2614 (A36h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CCONFIG[23:16] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.377 IMEM\_SRAM\_APEX\_REG\_2615

Name: IMEM\_SRAM\_APEX\_REG\_2615  
 Address: 2615 (A37h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CCONFIG[31:24] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.378 IMEM\_SRAM\_APEX\_REG\_2616

Name: IMEM\_SRAM\_APEX\_REG\_2616  
 Address: 2616 (A38h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CCONFIG[39:32] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.379 IMEM\_SRAM\_APEX\_REG\_2617

Name: IMEM\_SRAM\_APEX\_REG\_2617  
 Address: 2617 (A39h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CCONFIG[47:40] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.380 IMEM\_SRAM\_APEX\_REG\_2618

Name: IMEM\_SRAM\_APEX\_REG\_2618  
 Address: 2618 (A3Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CCONFIG[55:48] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.381 IMEM\_SRAM\_APEX\_REG\_2619

Name: IMEM\_SRAM\_APEX\_REG\_2619  
 Address: 2619 (A3Bh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CCONFIG[63:56] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.382 IMEM\_SRAM\_APEX\_REG\_2620

Name: IMEM\_SRAM\_APEX\_REG\_2620  
Address: 2620 (A3Ch)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                 |
|-----|-------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CONFIG[71:64] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.383 IMEM\_SRAM\_APEX\_REG\_2621

Name: IMEM\_SRAM\_APEX\_REG\_2621  
Address: 2621 (A3Dh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                 |
|-----|-------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CONFIG[79:72] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.384 IMEM\_SRAM\_APEX\_REG\_2622

Name: IMEM\_SRAM\_APEX\_REG\_2622  
Address: 2622 (A3Eh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                 |
|-----|-------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CONFIG[87:80] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.385 IMEM\_SRAM\_APEX\_REG\_2623

Name: IMEM\_SRAM\_APEX\_REG\_2623  
Address: 2623 (A3Fh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                 |
|-----|-------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_CONFIG[95:88] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.386 IMEM\_SRAM\_APEX\_REG\_2624

Name: IMEM\_SRAM\_APEX\_REG\_2624  
 Address: 2624 (A40h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME             | FUNCTION                                                                                                                                 |
|-----|------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[7:0] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.387 IMEM\_SRAM\_APEX\_REG\_2625

Name: IMEM\_SRAM\_APEX\_REG\_2625  
 Address: 2625 (A41h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                 |
|-----|-------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[15:8] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.388 IMEM\_SRAM\_APEX\_REG\_2626

Name: IMEM\_SRAM\_APEX\_REG\_2626  
 Address: 2626 (A42h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[23:16] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.389 IMEM\_SRAM\_APEX\_REG\_2627

Name: IMEM\_SRAM\_APEX\_REG\_2627  
 Address: 2627 (A43h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[31:24] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.390 IMEM\_SRAM\_APEX\_REG\_2628

Name: IMEM\_SRAM\_APEX\_REG\_2628  
 Address: 2628 (A44h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[39:32] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.391 IMEM\_SRAM\_APEX\_REG\_2629

Name: IMEM\_SRAM\_APEX\_REG\_2629  
 Address: 2629 (A45h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[47:40] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.392 IMEM\_SRAM\_APEX\_REG\_2630

Name: IMEM\_SRAM\_APEX\_REG\_2630  
 Address: 2630 (A46h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[55:48] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.393 IMEM\_SRAM\_APEX\_REG\_2631

Name: IMEM\_SRAM\_APEX\_REG\_2631  
 Address: 2631 (A47h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[63:56] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.394 IMEM\_SRAM\_APEX\_REG\_2632

Name: IMEM\_SRAM\_APEX\_REG\_2632  
 Address: 2632 (A48h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[71:64] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.395 IMEM\_SRAM\_APEX\_REG\_2633

Name: IMEM\_SRAM\_APEX\_REG\_2633  
 Address: 2633 (A49h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[79:72] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.396 IMEM\_SRAM\_APEX\_REG\_2634

Name: IMEM\_SRAM\_APEX\_REG\_2634  
 Address: 2634 (A4Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[87:80] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.397 IMEM\_SRAM\_APEX\_REG\_2635

Name: IMEM\_SRAM\_APEX\_REG\_2635  
 Address: 2635 (A4Bh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                 |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[95:88] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.398 IMEM\_SRAM\_APEX\_REG\_2636

Name: IMEM\_SRAM\_APEX\_REG\_2636  
 Address: 2636 (A4Ch)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                | FUNCTION                                                                                                                                 |
|-----|---------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[103:96] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.399 IMEM\_SRAM\_APEX\_REG\_2637

Name: IMEM\_SRAM\_APEX\_REG\_2637  
 Address: 2637 (A4Dh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[111:104] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.400 IMEM\_SRAM\_APEX\_REG\_2638

Name: IMEM\_SRAM\_APEX\_REG\_2638  
 Address: 2638 (A4Eh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[119:112] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.401 IMEM\_SRAM\_APEX\_REG\_2639

Name: IMEM\_SRAM\_APEX\_REG\_2639  
 Address: 2639 (A4Fh)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[127:120] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.402 IMEM\_SRAM\_APEX\_REG\_2640

Name: IMEM\_SRAM\_APEX\_REG\_2640  
 Address: 2640 (A50h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[135:128] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.403 IMEM\_SRAM\_APEX\_REG\_2641

Name: IMEM\_SRAM\_APEX\_REG\_2641  
 Address: 2641 (A51h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[143:136] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.404 IMEM\_SRAM\_APEX\_REG\_2642

Name: IMEM\_SRAM\_APEX\_REG\_2642  
 Address: 2642 (A52h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[151:144] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

### 18.405 IMEM\_SRAM\_APEX\_REG\_2643

Name: IMEM\_SRAM\_APEX\_REG\_2643  
 Address: 2643 (A53h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[159:152] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

#### 18.406 IMEM\_SRAM\_APEX\_REG\_2644

Name: IMEM\_SRAM\_APEX\_REG\_2644  
 Address: 2644 (A54h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[167:160] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

#### 18.407 IMEM\_SRAM\_APEX\_REG\_2645

Name: IMEM\_SRAM\_APEX\_REG\_2645  
 Address: 2645 (A55h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[175:168] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

#### 18.408 IMEM\_SRAM\_APEX\_REG\_2646

Name: IMEM\_SRAM\_APEX\_REG\_2646  
 Address: 2646 (A56h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[183:176] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

#### 18.409 IMEM\_SRAM\_APEX\_REG\_2647

Name: IMEM\_SRAM\_APEX\_REG\_2647  
 Address: 2647 (A57h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                 | FUNCTION                                                                                                                                 |
|-----|----------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TCONFIG[191:184] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

#### 18.410 IMEM\_SRAM\_APEX\_REG\_2652 TO IMEM\_SRAM\_APEX\_REG\_2727

Name: IMEM\_SRAM\_APEX\_REG\_2652 to IMEM\_SRAM\_APEX\_REG\_2727  
Address: 2652 to 2727 (A5Ch to AA7h)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                                                                                        |
|-----|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_FILTER[607:0] | SIF Filter state structure with filter coefficients and buffer.<br><br>Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

#### 18.411 IMEM\_SRAM\_APEX\_REG\_5004

Name: IMEM\_SRAM\_APEX\_REG\_5004  
Address: 5004 (138Ch)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                                                                                                 |
|-----|--------------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TREE_THRESHOLDS[7:0] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

#### 18.412 IMEM\_SRAM\_APEX\_REG\_5005

Name: IMEM\_SRAM\_APEX\_REG\_5005  
Address: 5005 (138Dh)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                      | FUNCTION                                                                                                                                 |
|-----|---------------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TREE_THRESHOLDS[15:8] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

#### 18.413 IMEM\_SRAM\_APEX\_REG\_5514

Name: IMEM\_SRAM\_APEX\_REG\_5514  
Address: 5514 (158Ah)  
Serial IF: R/W  
Reset value: Random value after reset until host runs EDMP\_INIT procedure  
Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                                                                                                 |
|-----|--------------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TREE_FEATUREIDS[7:0] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

#### 18.414 IMEM\_SRAM\_APEX\_REG\_5769

Name: IMEM\_SRAM\_APEX\_REG\_5769

Address: 5769 (1689h)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                        | FUNCTION                                                                                                                                 |
|-----|-----------------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TREE_NEXTNODERIGHT[7:0] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

#### 18.415 IMEM\_SRAM\_APEX\_REG\_6024

Name: IMEM\_SRAM\_APEX\_REG\_6024

Address: 6024 (1788h)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME                         | FUNCTION                                                                                                                                 |
|-----|------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | SIF_TREE_THRESHOLDSHIFT[7:0] | Structure member of the SIF model Decision Tree generated with TDK SIF software tools. Must be loaded as-is based on TDK recommendation. |

## 19 USER BANK IMEM\_SRAM\_STC REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within user bank IMEM\_SRAM\_STC. The registers described in this section are indirect access registers. Section 13 describes the procedure for accessing indirect access registers.

### 19.1 IMEM\_SRAM\_STC\_REG\_52

| Name: IMEM_SRAM_STC_REG_52<br>Address: 52 (34h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                  | NAME                  | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7:0                                                                                                                                                                  | STC_CONFIGPARAMS[7:0] | Self-test input parameters<br>bit0: If set, enable self-test init, must be set when any of accel or gyro self-test enable bit is set (bits 2:1)<br>bit1: If set, enable accel self-test<br>bit2: If set, enable gyro self-test<br>bit3~6: Unused<br>bit7~9: Averaging time used to perform self-test (0/1/2/3/4/5: 10/20/40/80/160/320 ms)<br>bit10~12: Tolerance between factory trim and accel self-test response (0/1/2/3/4/5/6/7: 5/10/15/20/25/30/40/50%)<br>bit13~15: Tolerance between factory trim and gyro self-test response (0/1/2/3/4/5/6/7: 5/10/15/20/25/30/40/50%) |

### 19.2 IMEM\_SRAM\_STC\_REG\_53

| Name: IMEM_SRAM_STC_REG_53<br>Address: 53 (35h)<br>Serial IF: R/W<br>Reset value: Random value after reset until host runs EDMP_INIT procedure<br>Clock Domain: MCLK |                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                                                  | NAME                   | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7:0                                                                                                                                                                  | STC_CONFIGPARAMS[15:8] | Self-test input parameters<br>bit0: If set, enable self-test init, must be set when any of accel or gyro self-test enable bit is set (bits 2:1)<br>bit1: If set, enable accel self-test<br>bit2: If set, enable gyro self-test<br>bit3~6: Unused<br>bit7~9: Averaging time used to perform self-test (0/1/2/3/4/5: 10/20/40/80/160/320 ms)<br>bit10~12: Tolerance between factory trim and accel self-test response (0/1/2/3/4/5/6/7: 5/10/15/20/25/30/40/50%)<br>bit13~15: Tolerance between factory trim and gyro self-test response (0/1/2/3/4/5/6/7: 5/10/15/20/25/30/40/50%) |

### 19.3 IMEM\_SRAM\_STC\_REG\_54

Name: IMEM\_SRAM\_STC\_REG\_54  
 Address: 54 (36h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                    | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | STC_CONFIGPARAMS[23:16] | Self-test input parameters<br>bit0: If set, enable self-test init, must be set when any of accel or gyro self-test enable bit is set (bits 2:1)<br>bit1: If set, enable accel self-test<br>bit2: If set, enable gyro self-test<br>bit3~6: Unused<br>bit7~9: Averaging time used to perform self-test (0/1/2/3/4/5: 10/20/40/80/160/320 ms)<br>bit10~12: Tolerance between factory trim and accel self-test response (0/1/2/3/4/5/6/7: 5/10/15/20/25/30/40/50%)<br>bit13~15: Tolerance between factory trim and gyro self-test response (0/1/2/3/4/5/6/7: 5/10/15/20/25/30/40/50%) |

### 19.4 IMEM\_SRAM\_STC\_REG\_55

Name: IMEM\_SRAM\_STC\_REG\_55  
 Address: 55 (37h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME                    | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | STC_CONFIGPARAMS[31:24] | Self-test input parameters<br>bit0: If set, enable self-test init, must be set when any of accel or gyro self-test enable bit is set (bits 2:1)<br>bit1: If set, enable accel self-test<br>bit2: If set, enable gyro self-test<br>bit3~6: Unused<br>bit7~9: Averaging time used to perform self-test (0/1/2/3/4/5: 10/20/40/80/160/320 ms)<br>bit10~12: Tolerance between factory trim and accel self-test response (0/1/2/3/4/5/6/7: 5/10/15/20/25/30/40/50%)<br>bit13~15: Tolerance between factory trim and gyro self-test response (0/1/2/3/4/5/6/7: 5/10/15/20/25/30/40/50%) |

### 19.5 IMEM\_SRAM\_STC\_REG\_56

Name: IMEM\_SRAM\_STC\_REG\_56  
 Address: 56 (38h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME             | FUNCTION                                                                                                                                                                                                                                                                                                                                                          |
|-----|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | STC_RESULTS[7:0] | Results/status from self-test run<br>bit0: AX Self-test result (0:pass 1:fail)<br>bit1: AY Self-test result (0:pass 1:fail)<br>bit2: AZ Self-test result (0:pass 1:fail)<br>bit3: GX Self-test result (0:pass 1:fail)<br>bit4: GY Self-test result (0:pass 1:fail)<br>bit5: GZ Self-test result (0:pass 1:fail)<br>bit6~7: Self-test status (0:Done 1:InProgress) |

### 19.6 IMEM\_SRAM\_STC\_REG\_57

Name: IMEM\_SRAM\_STC\_REG\_57  
 Address: 57 (39h)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME              | FUNCTION                                                                                                                                                                                                                                                                                                                                                          |
|-----|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | STC_RESULTS[15:8] | Results/status from self-test run<br>bit0: AX Self-test result (0:pass 1:fail)<br>bit1: AY Self-test result (0:pass 1:fail)<br>bit2: AZ Self-test result (0:pass 1:fail)<br>bit3: GX Self-test result (0:pass 1:fail)<br>bit4: GY Self-test result (0:pass 1:fail)<br>bit5: GZ Self-test result (0:pass 1:fail)<br>bit6~7: Self-test status (0:Done 1:InProgress) |

### 19.7 IMEM\_SRAM\_STC\_REG\_58

Name: IMEM\_SRAM\_STC\_REG\_58  
 Address: 58 (3Ah)  
 Serial IF: R/W  
 Reset value: Random value after reset until host runs EDMP\_INIT procedure  
 Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                                                                                                                                                                                                                                          |
|-----|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | STC_RESULTS[23:16] | Results/status from self-test run<br>bit0: AX Self-test result (0:pass 1:fail)<br>bit1: AY Self-test result (0:pass 1:fail)<br>bit2: AZ Self-test result (0:pass 1:fail)<br>bit3: GX Self-test result (0:pass 1:fail)<br>bit4: GY Self-test result (0:pass 1:fail)<br>bit5: GZ Self-test result (0:pass 1:fail)<br>bit6~7: Self-test status (0:Done 1:InProgress) |

## 19.8 IMEM\_SRAM\_STC\_REG\_59

Name: IMEM\_SRAM\_STC\_REG\_59

Address: 59 (3Bh)

Serial IF: R/W

Reset value: Random value after reset until host runs EDMP\_INIT procedure

Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                                                                                                                                                                                                                                          |
|-----|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | STC_RESULTS[31:24] | Results/status from self-test run<br>bit0: AX Self-test result (0:pass 1:fail)<br>bit1: AY Self-test result (0:pass 1:fail)<br>bit2: AZ Self-test result (0:pass 1:fail)<br>bit3: GX Self-test result (0:pass 1:fail)<br>bit4: GY Self-test result (0:pass 1:fail)<br>bit5: GZ Self-test result (0:pass 1:fail)<br>bit6~7: Self-test status (0:Done 1:InProgress) |

## 20 USER BANK IPREG\_BAR REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within user bank IPREG\_BAR. The registers described in this section are indirect access registers. Section 13 describes the procedure for accessing indirect access registers.

### 20.1 IPREG\_BAR\_REG\_57

| Name: IPREG_BAR_REG_57<br>Address: 57 (39h)<br>Serial IF: R/W<br>Reset value: 0x32<br>Clock Domain: MCLK |         |                                                                                                                                                   |
|----------------------------------------------------------------------------------------------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                      | NAME    | FUNCTION                                                                                                                                          |
| 7                                                                                                        | -       | Reserved                                                                                                                                          |
| 6                                                                                                        | IO_OPT0 | Set this register field to 1 for optimal speed of IOs.<br>IO_OPT1 must be also set to 1 if IO_OPT0 is set to 1.<br><br>Can be changed on-the-fly. |
| 5                                                                                                        | IO_OPT1 | Set this register field to 1 for optimal speed of IOs.<br><br>Can be changed on-the-fly.                                                          |
| 4:0                                                                                                      | -       | Reserved                                                                                                                                          |

## 20.2 IPREG\_BAR\_REG\_58

Name: IPREG\_BAR\_REG\_58

Address: 58 (3Ah)

Serial IF: R/W

Reset value: 0xD9

Clock Domain: MCLK

| BIT | NAME                      | FUNCTION                                                                                                                                                                                            |
|-----|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | PADS_AP_SCLK_PUD_TRIM_D2A | <p>Selects internal resistor pull direction for AP_SCLK pin (pin 13)</p> <p>0: Down<br/>1: Up</p> <p>Can be changed on-the-fly.</p>                                                                 |
| 6   | PADS_AP_SCLK_PE_TRIM_D2A  | <p>Enables internal pull resistor to pull up or down for AP_SCLK pin (pin 13), depending on direction selected by bit 7.</p> <p>0: Not enabled<br/>1: Enabled</p> <p>Can be changed on-the-fly.</p> |
| 5   | -                         | Reserved                                                                                                                                                                                            |
| 4   | PADS_AP_CS_PUD_TRIM_D2A   | <p>Selects internal resistor pull direction for AP_CS pin (pin 12)</p> <p>0: Down<br/>1: Up</p> <p>Can be changed on-the-fly.</p>                                                                   |
| 3   | PADS_AP_CS_PE_TRIM_D2A    | <p>Enables internal pull resistor to pull up or down for AP_CS pin (pin 12), depending on direction selected by bit 4.</p> <p>0: Not enabled<br/>1: Enabled</p> <p>Can be changed on-the-fly.</p>   |
| 2:1 | -                         | Reserved                                                                                                                                                                                            |
| 0   | IO_OPT2                   | <p>Set this register field to 1 for optimal speed of IOs.<br/>IO_OPT1 must be also set to 1 if IO_OPT2 is set to 1</p> <p>Can be changed on-the-fly.</p>                                            |

### 20.3 IPREG\_BAR\_REG\_59

Name: IPREG\_BAR\_REG\_59

Address: 59 (3Bh)

Serial IF: R/W

Reset value: 0x96

Clock Domain: MCLK

| BIT | NAME                     | FUNCTION                                                                                                                                                                                                         |
|-----|--------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | PADS_PIN7_PE_TRIM_D2A    | <p>Enables internal pull resistor to pull up or down for pin 7, depending on direction selected by bit 0 of register IPREG_BAR_REG_60</p> <p>0: Not enabled<br/>1: Enabled</p> <p>Can be changed on-the-fly.</p> |
| 6   | -                        | Reserved                                                                                                                                                                                                         |
| 5   | PADS_AP_SDO_PUD_TRIM_D2A | <p>Selects internal resistor pull direction for AP_SDO pin (pin 1)</p> <p>0: Down<br/>1: Up</p> <p>Can be changed on-the-fly.</p>                                                                                |
| 4   | PADS_AP_SDO_PE_TRIM_D2A  | <p>Enables internal pull resistor to pull up or down for AP_SDO pin (pin 1), depending on direction selected by bit 5.</p> <p>0: Not enabled<br/>1: Enabled</p> <p>Can be changed on-the-fly.</p>                |
| 3   | -                        | Reserved                                                                                                                                                                                                         |
| 2   | PADS_AP_SDI_PUD_TRIM_D2A | <p>Selects internal resistor pull direction for AP_SDI pin (pin 14)</p> <p>0: Down<br/>1: Up</p> <p>Can be changed on-the-fly.</p>                                                                               |
| 1   | PADS_AP_SDI_PE_TRIM_D2A  | <p>Enables internal pull resistor to pull up or down for AP_SDI pin (pin 14), depending on direction selected by bit 2.</p> <p>0: Not enabled<br/>1: Enabled</p> <p>Can be changed on-the-fly.</p>               |
| 0   | -                        | Reserved                                                                                                                                                                                                         |

## 20.4 IPREG\_BAR\_REG\_60

Name: IPREG\_BAR\_REG\_60

Address: 60 (3Ch)

Serial IF: R/W

Reset value: 0x7D

Clock Domain: MCLK

| BIT | NAME                                        | FUNCTION                                                                                                                                                                                             |
|-----|---------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | -                                           | Reserved                                                                                                                                                                                             |
| 6   | PADS_AUX1_SCLK_PUD_TRIM_D2A                 | <p>Selects internal resistor pull direction for AUX1_SCLK pin (pin 3)</p> <p>0: Down<br/>1: Up</p> <p>Can be changed on-the-fly.</p>                                                                 |
| 5   | PADS_AUX1_SCLK_PE_TRIM_D2A                  | <p>Enables internal pull resistor to pull up or down for AUX1_SCLK pin (pin 3), depending on direction selected by bit 6.</p> <p>0: Not enabled<br/>1: Enabled</p> <p>Can be changed on-the-fly.</p> |
| 4   | PADS_AUX_SCLK_TP2_FROM_PAD_DISABLE_TRIM_D2A | <p>Set this bit to 1 if using I<sup>2</sup>C master mode. Set it to 0 otherwise.</p>                                                                                                                 |
| 3   | PADS_AUX1_CS_PUD_TRIM_D2A                   | <p>Selects internal resistor pull direction for AUX1_CS pin (pin 10)</p> <p>0: Down<br/>1: Up</p> <p>Can be changed on-the-fly.</p>                                                                  |
| 2   | PADS_AUX1_CS_PE_TRIM_D2A                    | <p>Enables internal pull resistor to pull up or down for AUX1_CS pin (pin 10), depending on direction selected by bit 3.</p> <p>0: Not enabled<br/>1: Enabled</p> <p>Can be changed on-the-fly.</p>  |
| 1   | -                                           | Reserved                                                                                                                                                                                             |
| 0   | PADS_PIN7_CS_PUD_TRIM_D2A                   | <p>Selects internal resistor pull direction for pin 7</p> <p>0: Down<br/>1: Up</p> <p>Can be changed on-the-fly.</p>                                                                                 |

## 20.5 IPREG\_BAR\_REG\_61

Name: IPREG\_BAR\_REG\_61

Address: 61 (3Dh)

Serial IF: R/W

Reset value: 0xBB

Clock Domain: MCLK

| BIT | NAME                       | FUNCTION                                                                                                                                                                                             |
|-----|----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | PADS_INT1_PUD_TRIM_D2A     | <p>Selects internal resistor pull direction for INT1 pin (pin 4)</p> <p>0: Down<br/>1: Up</p> <p>Can be changed on-the-fly.</p>                                                                      |
| 6   | PADS_INT1_PE_TRIM_D2A      | <p>Enables internal pull resistor to pull up or down for INT1 pin (pin 4), depending on direction selected by bit 7.</p> <p>0: Not enabled<br/>1: Enabled</p> <p>Can be changed on-the-fly.</p>      |
| 5   | -                          | Reserved                                                                                                                                                                                             |
| 4   | PADS_AUX1_SDO_PUD_TRIM_D2A | <p>Selects internal resistor pull direction for AUX1_SDO pin (pin 11)</p> <p>0: Down<br/>1: Up</p> <p>Can be changed on-the-fly.</p>                                                                 |
| 3   | PADS_AUX1_SDO_PE_TRIM_D2A  | <p>Enables internal pull resistor to pull up or down for AUX1_SDO pin (pin 11), depending on direction selected by bit 4.</p> <p>0: Not enabled<br/>1: Enabled</p> <p>Can be changed on-the-fly.</p> |
| 2   | -                          | Reserved                                                                                                                                                                                             |
| 1   | PADS_AUX1_SDI_PUD_TRIM_D2A | <p>Selects internal resistor pull direction for AUX1_SDI pin (pin 2)</p> <p>0: Down<br/>1: Up</p> <p>Can be changed on-the-fly.</p>                                                                  |
| 0   | PADS_AUX1_SDI_PE_TRIM_D2A  | <p>Enables internal pull resistor to pull up or down for AUX1_SDI pin (pin 2), depending on direction selected by bit 1.</p> <p>0: Not enabled<br/>1: Enabled</p> <p>Can be changed on-the-fly.</p>  |

## 20.6 IPREG\_BAR\_REG\_62

| Name: IPREG_BAR_REG_62<br>Address: 62 (3Eh)<br>Serial IF: R/W<br>Reset value: 0x06<br>Clock Domain: MCLK |                        |                                                                                                                                                                                         |
|----------------------------------------------------------------------------------------------------------|------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                      | NAME                   | FUNCTION                                                                                                                                                                                |
| 7:3                                                                                                      | -                      | Reserved                                                                                                                                                                                |
| 2                                                                                                        | PADS_INT2_PUD_TRIM_D2A | Selects internal resistor pull direction for INT2 pin (pin 9)<br><br>0: Down<br>1: Up<br><br>Can be changed on-the-fly.                                                                 |
| 1                                                                                                        | PADS_INT2_PE_TRIM_D2A  | Enables internal pull resistor to pull up or down for INT2 pin (pin 9), depending on direction selected by bit 2.<br><br>0: Not enabled<br>1: Enabled<br><br>Can be changed on-the-fly. |
| 0                                                                                                        | -                      | Reserved                                                                                                                                                                                |

## 21 USER BANK IPREG\_TOP1 REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within user bank IPREG\_TOP1. The registers described in this section are indirect access registers. Section 13 describes the procedure for accessing indirect access registers.

### 21.1 I2CM\_COMMAND\_0

| Name: I2CM_COMMAND_0 (I <sup>2</sup> C master command buffer 0)<br>Address: 06 (06h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------------------------------------------------------------------------------------------------------------------------------------|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                               | NAME       | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 7                                                                                                                                                 | ENDFLAG_0  | Indicates if the current entry is the last I <sup>2</sup> C master communication with the external slave device.                                                                                                                                                                                                                                                                                                                                                                                                        |
| 6                                                                                                                                                 | CH_SEL_0   | Specifies the channel number for I <sup>2</sup> C master transaction.<br><br>Two external sensors are supported.<br>0: Specify one external sensor with device ID "ID1"<br>1: Specify the other external sensor with device ID "ID2"<br><br>"ID1" and "ID2" should be replaced by the actual device ID of the chosen external devices.                                                                                                                                                                                  |
| 5:4                                                                                                                                               | R_W_0      | I <sup>2</sup> C master read/write command.<br><br>00: Write operation<br>01: Read operation with register address specified<br>10: Read operation without register address specified<br>11: Reserved                                                                                                                                                                                                                                                                                                                   |
| 3:0                                                                                                                                               | BURSTLEN_0 | Specifies the burst length of I <sup>2</sup> C master communication with the external slave device.<br><br>0000: Reserved<br>0001: 1 byte<br>0010: 2 bytes<br>0011: 3 bytes<br>0100: 4 bytes<br>0101: 5 bytes<br>0110: 6 bytes<br>0111: 7 bytes<br>1000: 8 bytes<br>1001: 9 bytes<br>1010: 10 bytes<br>1011: 11 bytes<br>1100: 12 bytes<br>1101: 13 bytes<br>1110: 14 bytes<br>1111: 15 bytes<br><br>Note: For write operation the valid values are 0001 to 0110; For read operation the valid values are 0001 to 1111. |

## 21.2 I2CM\_COMMAND\_1

| Name: I2CM_COMMAND_1 (I <sup>2</sup> C master command buffer 1)<br>Address: 07 (07h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------------------------------------------------------------------------------------------------------------------------------------|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                               | NAME       | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 7                                                                                                                                                 | ENDFLAG_1  | Indicates if the current entry is the last I <sup>2</sup> C master communication with the external slave device.                                                                                                                                                                                                                                                                                                                                                                                                        |
| 6                                                                                                                                                 | CH_SEL_1   | Specifies the channel number for I <sup>2</sup> C master transaction.<br><br>Two external sensors are supported.<br>0: Specify one external sensor with device ID "ID1"<br>1: Specify the other external sensor with device ID "ID2"<br><br>"ID1" and "ID2" should be replaced by the actual device ID of the chosen external devices.                                                                                                                                                                                  |
| 5:4                                                                                                                                               | R_W_1      | I <sup>2</sup> C master read/write command.<br><br>00: Write operation<br>01: Read operation with register address specified<br>10: Read operation without register address specified<br>11: Reserved                                                                                                                                                                                                                                                                                                                   |
| 3:0                                                                                                                                               | BURSTLEN_1 | Specifies the burst length of I <sup>2</sup> C master communication with the external slave device.<br><br>0000: Reserved<br>0001: 1 byte<br>0010: 2 bytes<br>0011: 3 bytes<br>0100: 4 bytes<br>0101: 5 bytes<br>0110: 6 bytes<br>0111: 7 bytes<br>1000: 8 bytes<br>1001: 9 bytes<br>1010: 10 bytes<br>1011: 11 bytes<br>1100: 12 bytes<br>1101: 13 bytes<br>1110: 14 bytes<br>1111: 15 bytes<br><br>Note: For write operation the valid values are 0001 to 0110; For read operation the valid values are 0001 to 1111. |

### 21.3 I2CM\_COMMAND\_2

| Name: I2CM_COMMAND_2 (I <sup>2</sup> C master command buffer 2)<br>Address: 08 (08h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------------------------------------------------------------------------------------------------------------------------------------|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                               | NAME       | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 7                                                                                                                                                 | ENDFLAG_2  | Indicates if the current entry is the last I <sup>2</sup> C master communication with the external slave device.                                                                                                                                                                                                                                                                                                                                                                                                        |
| 6                                                                                                                                                 | CH_SEL_2   | Specifies the channel number for I <sup>2</sup> C master transaction.<br><br>Two external sensors are supported.<br>0: Specify one external sensor with device ID "ID1"<br>1: Specify the other external sensor with device ID "ID2"<br><br>"ID1" and "ID2" should be replaced by the actual device ID of the chosen external devices.                                                                                                                                                                                  |
| 5:4                                                                                                                                               | R_W_2      | I <sup>2</sup> C master read/write command.<br><br>00: Write operation<br>01: Read operation with register address specified<br>10: Read operation without register address specified<br>11: Reserved                                                                                                                                                                                                                                                                                                                   |
| 3:0                                                                                                                                               | BURSTLEN_2 | Specifies the burst length of I <sup>2</sup> C master communication with the external slave device.<br><br>0000: Reserved<br>0001: 1 byte<br>0010: 2 bytes<br>0011: 3 bytes<br>0100: 4 bytes<br>0101: 5 bytes<br>0110: 6 bytes<br>0111: 7 bytes<br>1000: 8 bytes<br>1001: 9 bytes<br>1010: 10 bytes<br>1011: 11 bytes<br>1100: 12 bytes<br>1101: 13 bytes<br>1110: 14 bytes<br>1111: 15 bytes<br><br>Note: For write operation the valid values are 0001 to 0110; For read operation the valid values are 0001 to 1111. |

## 21.4 I2CM\_COMMAND\_3

| Name: I2CM_COMMAND_3 (I <sup>2</sup> C master command buffer 3)<br>Address: 09 (09h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------------------------------------------------------------------------------------------------------------------------------------|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                                               | NAME       | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 7                                                                                                                                                 | ENDFLAG_3  | Indicates if the current entry is the last I <sup>2</sup> C master communication with the external slave device.                                                                                                                                                                                                                                                                                                                                                                                                        |
| 6                                                                                                                                                 | CH_SEL_3   | Specifies the channel number for I <sup>2</sup> C master transaction.<br><br>Two external sensors are supported.<br>0: Specify one external sensor with device ID "ID1"<br>1: Specify the other external sensor with device ID "ID2"<br><br>"ID1" and "ID2" should be replaced by the actual device ID of the chosen external devices.                                                                                                                                                                                  |
| 5:4                                                                                                                                               | R_W_3      | I <sup>2</sup> C master read/write command.<br><br>00: Write operation<br>01: Read operation with register address specified<br>10: Read operation without register address specified<br>11: Reserved                                                                                                                                                                                                                                                                                                                   |
| 3:0                                                                                                                                               | BURSTLEN_3 | Specifies the burst length of I <sup>2</sup> C master communication with the external slave device.<br><br>0000: Reserved<br>0001: 1 byte<br>0010: 2 bytes<br>0011: 3 bytes<br>0100: 4 bytes<br>0101: 5 bytes<br>0110: 6 bytes<br>0111: 7 bytes<br>1000: 8 bytes<br>1001: 9 bytes<br>1010: 10 bytes<br>1011: 11 bytes<br>1100: 12 bytes<br>1101: 13 bytes<br>1110: 14 bytes<br>1111: 15 bytes<br><br>Note: For write operation the valid values are 0001 to 0110; For read operation the valid values are 0001 to 1111. |

## 21.5 I2CM\_DEV\_PROFILE0

| Name: I2CM_DEV_PROFILE0 |              |                                                                              |
|-------------------------|--------------|------------------------------------------------------------------------------|
| Address: 14 (0Eh)       |              |                                                                              |
| Serial IF: R/W          |              |                                                                              |
| Reset value: 0x00       |              |                                                                              |
| Clock Domain: MCLK      |              |                                                                              |
| BIT                     | NAME         | FUNCTION                                                                     |
| 7:0                     | RD_ADDRESS_0 | Specifies the read address for channel 0 I <sup>2</sup> C master transaction |

## 21.6 I2CM\_DEV\_PROFILE1

| Name: I2CM_DEV_PROFILE1 |          |                                                                          |
|-------------------------|----------|--------------------------------------------------------------------------|
| Address: 15 (0Fh)       |          |                                                                          |
| Serial IF: R/W          |          |                                                                          |
| Reset value: 0x00       |          |                                                                          |
| Clock Domain: MCLK      |          |                                                                          |
| BIT                     | NAME     | FUNCTION                                                                 |
| 7                       | -        | Reserved                                                                 |
| 6:0                     | DEV_ID_0 | Specifies the slave ID for channel 0 I <sup>2</sup> C master transaction |

## 21.7 I2CM\_DEV\_PROFILE2

| Name: I2CM_DEV_PROFILE2 |              |                                                                              |
|-------------------------|--------------|------------------------------------------------------------------------------|
| Address: 16 (10h)       |              |                                                                              |
| Serial IF: R/W          |              |                                                                              |
| Reset value: 0x00       |              |                                                                              |
| Clock Domain: MCLK      |              |                                                                              |
| BIT                     | NAME         | FUNCTION                                                                     |
| 7:0                     | RD_ADDRESS_1 | Specifies the read address for channel 1 I <sup>2</sup> C master transaction |

## 21.8 I2CM\_DEV\_PROFILE3

| Name: I2CM_DEV_PROFILE3 |          |                                                                          |
|-------------------------|----------|--------------------------------------------------------------------------|
| Address: 17 (11h)       |          |                                                                          |
| Serial IF: R/W          |          |                                                                          |
| Reset value: 0x00       |          |                                                                          |
| Clock Domain: MCLK      |          |                                                                          |
| BIT                     | NAME     | FUNCTION                                                                 |
| 7                       | -        | Reserved                                                                 |
| 6:0                     | DEV_ID_1 | Specifies the slave ID for channel 1 I <sup>2</sup> C master transaction |

## 21.9 I2CM\_CONTROL

| Name: I2CM_CONTROL<br>Address: 22 (16h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                 |                                                                                                                                                                                                                                   |
|------------------------------------------------------------------------------------------------------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                  | NAME            | FUNCTION                                                                                                                                                                                                                          |
| 7                                                                                                    | -               | Reserved                                                                                                                                                                                                                          |
| 6                                                                                                    | I2CM_RESTART_EN | 0: No Restart is used<br>1: In an I2C register read transaction, the Restart is used to bridge the register-address write transaction and register-data read transaction. This bit is not programmable by MCU when I2CM_BUSY = 1. |
| 5:4                                                                                                  | -               | Reserved                                                                                                                                                                                                                          |
| 3                                                                                                    | I2CM_SPEED      | 0: I <sup>2</sup> C Fast Mode<br>1: I <sup>2</sup> C Standard Mode                                                                                                                                                                |
| 2:1                                                                                                  | -               | Reserved                                                                                                                                                                                                                          |
| 0                                                                                                    | I2CM_GO         | 1: Kicks off I <sup>2</sup> C master operation. Clears to 0 after I <sup>2</sup> C master operation is completed. This bit is not programmable when I2CM_BUSY = 1                                                                 |

## 21.10 I2CM\_STATUS

| Name: I2CM_STATUS<br>Address: 24 (18h)<br>Serial IF: R<br>Reset value: 0x00<br>Clock Domain: MCLK |                  |                                                                                                                                                                                                                                                      |
|---------------------------------------------------------------------------------------------------|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                               | NAME             | FUNCTION                                                                                                                                                                                                                                             |
| 7:6                                                                                               | -                | Reserved                                                                                                                                                                                                                                             |
| 5                                                                                                 | I2CM_SDA_ERR     | I2C master SDA error indication                                                                                                                                                                                                                      |
| 4                                                                                                 | I2CM_SCL_ERR     | I2C master SCL error indication                                                                                                                                                                                                                      |
| 3                                                                                                 | I2CM_SRST_ERR    | I2C master SRST error indication                                                                                                                                                                                                                     |
| 2                                                                                                 | I2CM_TIMEOUT_ERR | I2C master timeout error indication                                                                                                                                                                                                                  |
| 1                                                                                                 | I2CM_DONE        | 1: Status bit, indicates I <sup>2</sup> C master operation has completed, with or without errors. This bit is cleared due to (a) MCU read or (b) when I2CM_GO is programmed to 1 or (c) ODR event for fetching sensor data from the external sensor. |
| 0                                                                                                 | I2CM_BUSY        | 0: Indicates no I <sup>2</sup> C master operation is running<br>1: Indicates I <sup>2</sup> C master operation is running                                                                                                                            |

## 21.11 I2CM\_EXT\_DEV\_STATUS

| Name: I2CM_EXT_DEV_STATUS<br>Address: 26 (1Ah)<br>Serial IF: R/C<br>Reset value: 0x0F<br>Clock Domain: MCLK |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------------------------------------------------------------------------------------------------|---------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME                | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 7:4                                                                                                         | -                   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 3:0                                                                                                         | I2CM_EXT_DEV_STATUS | <p>Indicates ACK/NACK feedback from the external device per each entry of the command buffer. I2CM_EXT_DEV_STATUS is set to 0xF whenever I<sup>2</sup>C master operation is kicked off.</p> <p>Bit 0 of I2CM_EXT_DEV_STATUS: ACK/NACK feedback from the external device to I2CM_COMMAND_0.<br/> 0: ACK<br/> 1: NACK</p> <p>Bit 1 of I2CM_EXT_DEV_STATUS: ACK/NACK feedback from the external device to I2CM_COMMAND_1.<br/> 0: ACK<br/> 1: NACK</p> <p>Bit 2 of I2CM_EXT_DEV_STATUS: ACK/NACK feedback from the external device to I2CM_COMMAND_2.<br/> 0: ACK<br/> 1: NACK</p> <p>Bit 3 of I2CM_EXT_DEV_STATUS: ACK/NACK feedback from the external device to I2CM_COMMAND_3.<br/> 0: ACK<br/> 1: NACK</p> |

## 21.12 I2CM\_RD\_DATA0

| Name: I2CM_RD_DATA0<br>Address: 27 (1Bh)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                        |
|-------------------------------------------------------------------------------------------------------|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                               |
| 7:0                                                                                                   | I2CM_RD_DATA0 | <p>The 1<sup>st</sup> byte received from I<sup>2</sup>C slave.</p> <p>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor.</p> |

## 21.13 I2CM\_RD\_DATA1

| Name: I2CM_RD_DATA1<br>Address: 28 (1Ch)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                           |
| 7:0                                                                                                   | I2CM_RD_DATA1 | The 2 <sup>nd</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.14 I2CM\_RD\_DATA2

| Name: I2CM_RD_DATA2<br>Address: 29 (1Dh)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                           |
| 7:0                                                                                                   | I2CM_RD_DATA2 | The 3 <sup>rd</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.15 I2CM\_RD\_DATA3

| Name: I2CM_RD_DATA3<br>Address: 30 (1Eh)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                           |
| 7:0                                                                                                   | I2CM_RD_DATA3 | The 4 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.16 I2CM\_RD\_DATA4

| Name: I2CM_RD_DATA4<br>Address: 31 (1Fh)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                           |
| 7:0                                                                                                   | I2CM_RD_DATA4 | The 5 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.17 I2CM\_RD\_DATA5

| Name: I2CM_RD_DATA5<br>Address: 32 (20h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                           |
| 7:0                                                                                                   | I2CM_RD_DATA5 | The 6 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.18 I2CM\_RD\_DATA6

| Name: I2CM_RD_DATA6<br>Address: 33 (21h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                           |
| 7:0                                                                                                   | I2CM_RD_DATA6 | The 7 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.19 I2CM\_RD\_DATA7

| Name: I2CM_RD_DATA7<br>Address: 34 (22h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                           |
| 7:0                                                                                                   | I2CM_RD_DATA7 | The 8 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.20 I2CM\_RD\_DATA8

| Name: I2CM_RD_DATA8<br>Address: 35 (23h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                           |
| 7:0                                                                                                   | I2CM_RD_DATA8 | The 9 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.21 I2CM\_RD\_DATA9

| Name: I2CM_RD_DATA9<br>Address: 36 (24h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                                                                                                                                                                                     |
|-------------------------------------------------------------------------------------------------------|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                   | I2CM_RD_DATA9 | The 10 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.22 I2CM\_RD\_DATA10

| Name: I2CM_RD_DATA10<br>Address: 37 (25h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA10 | The 11 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.23 I2CM\_RD\_DATA11

| Name: I2CM_RD_DATA11<br>Address: 38 (26h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA11 | The 12 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.24 I2CM\_RD\_DATA12

| Name: I2CM_RD_DATA12<br>Address: 39 (27h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA12 | The 13 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.25 I2CM\_RD\_DATA13

| Name: I2CM_RD_DATA13<br>Address: 40 (28h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA13 | The 14 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.26 I2CM\_RD\_DATA14

| Name: I2CM_RD_DATA14<br>Address: 41 (29h)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA14 | The 15 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.27 I2CM\_RD\_DATA15

| Name: I2CM_RD_DATA15<br>Address: 42 (2Ah)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA15 | The 16 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.28 I2CM\_RD\_DATA16

| Name: I2CM_RD_DATA16<br>Address: 43 (2Bh)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA16 | The 17 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.29 I2CM\_RD\_DATA17

| Name: I2CM_RD_DATA17<br>Address: 44 (2Ch)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA17 | The 18 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.30 I2CM\_RD\_DATA18

| Name: I2CM_RD_DATA18<br>Address: 45 (2Dh)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA18 | The 19 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.31 I2CM\_RD\_DATA19

| Name: I2CM_RD_DATA19<br>Address: 46 (2Eh)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA19 | The 20 <sup>th</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.32 I2CM\_RD\_STATUS20

| Name: I2CM_RD_DATA20<br>Address: 47 (2Fh)<br>Serial IF: RWS<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                    | NAME           | FUNCTION                                                                                                                                                                                                            |
| 7:0                                                                                                    | I2CM_RD_DATA20 | The 21 <sup>st</sup> byte received from I <sup>2</sup> C slave.<br><br>Content of this register is automatically cleared to 0 when I2CM_GO = 1 or upon ODR event for fetching sensor data from the external sensor. |

## 21.33 I2CM\_WR\_DATA0

| Name: I2CM_WR_DATA0<br>Address: 51 (33h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                |
|-------------------------------------------------------------------------------------------------------|---------------|------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                       |
| 7:0                                                                                                   | I2CM_WR_DATA0 | The data/address byte for a Write transaction. |

## 21.34 I2CM\_WR\_DATA1

| Name: I2CM_WR_DATA1<br>Address: 52 (34h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |               |                                                |
|-------------------------------------------------------------------------------------------------------|---------------|------------------------------------------------|
| BIT                                                                                                   | NAME          | FUNCTION                                       |
| 7:0                                                                                                   | I2CM_WR_DATA1 | The data/address byte for a Write transaction. |

### 21.35 I2CM\_WR\_DATA2

Name: I2CM\_WR\_DATA2  
Address: 53 (35h)  
Serial IF: R/W  
Reset value: 0x00  
Clock Domain: MCLK

| BIT | NAME          | FUNCTION                                       |
|-----|---------------|------------------------------------------------|
| 7:0 | I2CM_WR_DATA2 | The data/address byte for a Write transaction. |

### 21.36 I2CM\_WR\_DATA3

Name: I2CM\_WR\_DATA3  
Address: 54 (36h)  
Serial IF: R/W  
Reset value: 0x00  
Clock Domain: MCLK

| BIT | NAME          | FUNCTION                                       |
|-----|---------------|------------------------------------------------|
| 7:0 | I2CM_WR_DATA3 | The data/address byte for a Write transaction. |

### 21.37 I2CM\_WR\_DATA4

Name: I2CM\_WR\_DATA4  
Address: 55 (37h)  
Serial IF: R/W  
Reset value: 0x00  
Clock Domain: MCLK

| BIT | NAME          | FUNCTION                                       |
|-----|---------------|------------------------------------------------|
| 7:0 | I2CM_WR_DATA4 | The data/address byte for a Write transaction. |

### 21.38 I2CM\_WR\_DATA5

Name: I2CM\_WR\_DATA5  
Address: 56 (38h)  
Serial IF: R/W  
Reset value: 0x00  
Clock Domain: MCLK

| BIT | NAME          | FUNCTION                                       |
|-----|---------------|------------------------------------------------|
| 7:0 | I2CM_WR_DATA5 | The data/address byte for a Write transaction. |

### 21.39 SIFS\_IXC\_ERROR\_STATUS

| Name: SIFS_IXC_ERROR_STATUS<br>Address: 75 (4Bh)<br>Serial IF: R/C<br>Reset value: 0x00<br>Clock Domain: MCLK |                           |                                                                                                                                                                                                                                                           |
|---------------------------------------------------------------------------------------------------------------|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                           | NAME                      | FUNCTION                                                                                                                                                                                                                                                  |
| 7:2                                                                                                           | -                         | Reserved                                                                                                                                                                                                                                                  |
| 1                                                                                                             | AUX1_SIFS_IXC_TIMEOUT_ERR | 0: No timeout error or when SPI slave is selected for serial transfers.<br>1: Indicates than an lxC timeout error occurred in AUX1 SIFS. No clock toggle condition from host for 32ms while an lxC transaction was ongoing (after START and before STOP). |
| 0                                                                                                             | SIFS_IXC_TIMEOUT_ERR      | 0: No timeout error or when SPI slave is selected for serial transfers.<br>1: Indicates than an lxC timeout error occurred in SIFS. No clock toggle condition from host for 32ms while an lxC transaction was ongoing (after START and before STOP).      |

### 21.40 EDMP\_PRGRM\_IRQ0\_0

| Name: EDMP_PRGRM_IRQ0_0<br>Address: 79 (4Fh)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                            |                                                                  |
|-----------------------------------------------------------------------------------------------------------|----------------------------|------------------------------------------------------------------|
| BIT                                                                                                       | NAME                       | FUNCTION                                                         |
| 7:0                                                                                                       | PRGRM_STRT_ADDR_IRQ_0[7:0] | Start address of IRQ_0 vector.<br><br>Can be changed on-the-fly. |

### 21.41 EDMP\_PRGRM\_IRQ0\_1

| Name: EDMP_PRGRM_IRQ0_1<br>Address: 80 (50h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                             |                                                                  |
|-----------------------------------------------------------------------------------------------------------|-----------------------------|------------------------------------------------------------------|
| BIT                                                                                                       | NAME                        | FUNCTION                                                         |
| 7:0                                                                                                       | PRGRM_STRT_ADDR_IRQ_0[15:8] | Start address of IRQ_0 vector.<br><br>Can be changed on-the-fly. |

#### 21.42 EDMP\_PRGRM\_IRQ1\_0

| Name: EDMP_PRGRM_IRQ1_0<br>Address: 81 (51h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                            |                                                                  |
|-----------------------------------------------------------------------------------------------------------|----------------------------|------------------------------------------------------------------|
| BIT                                                                                                       | NAME                       | FUNCTION                                                         |
| 7:0                                                                                                       | PRGRM_STRT_ADDR_IRQ_1[7:0] | Start address of IRQ_1 vector.<br><br>Can be changed on-the-fly. |

#### 21.43 EDMP\_PRGRM\_IRQ1\_1

| Name: EDMP_PRGRM_IRQ1_1<br>Address: 82 (52h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                             |                                                                  |
|-----------------------------------------------------------------------------------------------------------|-----------------------------|------------------------------------------------------------------|
| BIT                                                                                                       | NAME                        | FUNCTION                                                         |
| 7:0                                                                                                       | PRGRM_STRT_ADDR_IRQ_1[15:8] | Start address of IRQ_1 vector.<br><br>Can be changed on-the-fly. |

#### 21.44 EDMP\_PRGRM\_IRQ2\_0

| Name: EDMP_PRGRM_IRQ2_0<br>Address: 83 (53h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                            |                                                                  |
|-----------------------------------------------------------------------------------------------------------|----------------------------|------------------------------------------------------------------|
| BIT                                                                                                       | NAME                       | FUNCTION                                                         |
| 7:0                                                                                                       | PRGRM_STRT_ADDR_IRQ_2[7:0] | Start address of IRQ_2 vector.<br><br>Can be changed on-the-fly. |

#### 21.45 EDMP\_PRGRM\_IRQ2\_1

| Name: EDMP_PRGRM_IRQ2_1<br>Address: 84 (54h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                             |                                                                  |
|-----------------------------------------------------------------------------------------------------------|-----------------------------|------------------------------------------------------------------|
| BIT                                                                                                       | NAME                        | FUNCTION                                                         |
| 7:0                                                                                                       | PRGRM_STRT_ADDR_IRQ_2[15:8] | Start address of IRQ_2 vector.<br><br>Can be changed on-the-fly. |

## 21.46 EDMP\_SP\_START\_ADDR

| Name: EDMP_SP_START_ADDR<br>Address: 85 (55h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                    |                                                            |
|------------------------------------------------------------------------------------------------------------|--------------------|------------------------------------------------------------|
| BIT                                                                                                        | NAME               | FUNCTION                                                   |
| 7:0                                                                                                        | EDMP_SP_START_ADDR | Sets eDMP stack address.<br><br>Can be changed on-the-fly. |

## 21.47 SMC\_CONTROL\_0

| Name: SMC_CONTROL_0<br>Address: 88 (58h)<br>Serial IF: R/W<br>Reset value: 0x60<br>Clock Domain: MCLK |                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|-------------------------------------------------------------------------------------------------------|------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME                   | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7:5                                                                                                   | -                      | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 4                                                                                                     | ACCEL_LP_CLK_SEL       | <p>This bit is applicable to host interface operation.</p> <p>A. When RTC mode is not enabled (or RTC_MODE = 0):</p> <p>This bit is effective when the host interface is in accel only operation with ACCEL_MODE set to LP mode.</p> <p>0: Host interface is in AULP mode.<br/> 1: Host interface is in ALP mode.</p> <p>When I3C<sup>SM</sup> Synchronous Timing Control function is enabled on host interface, if the host interface is in accel only operation with ACCEL_MODE set to LP mode, ACCEL_LP_CLK_SEL must be set to 1. I3C<sup>SM</sup> Synchronous Timing Control may not generate correct timing if ACCEL_LP_CLK_SEL is set to 0.</p> <p>B. When RTC mode is enabled (or RTC_MODE = 1):</p> <p>Independent of enabling/disabling of I3C<sup>SM</sup> Synchronous timing control function, ACCEL_LP_CLK_SEL must be set to 1.</p> <p>Dynamic Change Supported.</p> |
| 3                                                                                                     | TEMP_DIS               | 0: Temperature Sensor not disabled.<br>1: Temperature Sensor disabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 2                                                                                                     | TMST_FORCE_AUX_FINE_EN | 0: Time Stamp fine counting enabled only on UI interface.<br>1: Time Stamp fine counting enabled on AUX interfaces in addition to UI interface.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 1                                                                                                     | TMST_FSYNC_EN          | Time Stamp register FSYNC Enable.<br><br>0: Timestamp feature of FSYNC not enabled.<br>1: Timestamp feature of FSYNC enabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 0                                                                                                     | TMST_EN                | 0: Timestamp not enabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

|  |  |                       |
|--|--|-----------------------|
|  |  | 1: Timestamp enabled. |
|--|--|-----------------------|

## 21.48 SMC\_CONTROL\_1

| Name: SMC_CONTROL_1<br>Address: 89 (59h)<br>Serial IF: R/W<br>Reset value: 0x04<br>Clock Domain: MCLK |                        |                                                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                   | NAME                   | FUNCTION                                                                                                                                                                                           |
| 7:4                                                                                                   | -                      | Reserved                                                                                                                                                                                           |
| 3                                                                                                     | SREG_AUX_ACCEL_ONLY_EN | 0: Sensor data register read from AUX1 interface is supported only if gyro sensor is enabled.<br>1: Sensor data register read from AUX1 interface is supported even if gyro sensor is not enabled. |
| 2:0                                                                                                   | -                      | Reserved                                                                                                                                                                                           |

## 21.49 STC\_CONFIG

| Name: STC_CONFIG<br>Address: 99 (63h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                |                                                                                |
|----------------------------------------------------------------------------------------------------|----------------|--------------------------------------------------------------------------------|
| BIT                                                                                                | NAME           | FUNCTION                                                                       |
| 7:4                                                                                                | -              | Reserved                                                                       |
| 3:2                                                                                                | STC_SENSOR_SEL | Sensor that controls STC:<br>0 or 1: Slowest ODR sensor<br>2: Accel<br>3: Gyro |
| 1:0                                                                                                | -              | Reserved                                                                       |

## 21.50 SREG\_CTRL

| Name: SREG_CTRL<br>Address: 103 (67h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                      |                                                                                                                                                                                                                                                                                                                                                                                  |
|----------------------------------------------------------------------------------------------------|----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                | NAME                 | FUNCTION                                                                                                                                                                                                                                                                                                                                                                         |
| 7:2                                                                                                | -                    | Reserved                                                                                                                                                                                                                                                                                                                                                                         |
| 1                                                                                                  | SREG_DATA_ENDIAN_SEL | Selects Endianness of Sensor Data Registers and FIFO data<br><br>0: Sensor data, FIFO data, and FIFO count is in Little Endian format<br>1: Sensor data, FIFO data, and FIFO count is in Big Endian format<br><br>Note: User must set register field SREG_DATA_ENDIAN_SEL to 1, to enable Big Endian data format for data in Sensor Data Registers and FIFO, and for FIFO Count. |
| 0                                                                                                  | -                    | Reserved                                                                                                                                                                                                                                                                                                                                                                         |

### 21.51 SIFS\_I3C\_STC\_CFG

| Name: SIFS_I3C_STC_CFG<br>Address: 104 (68h)<br>Serial IF: R/W<br>Reset value: 0x23<br>Clock Domain: MCLK |              |                                                                                                                                                                                                                                                                                                                          |
|-----------------------------------------------------------------------------------------------------------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME         | FUNCTION                                                                                                                                                                                                                                                                                                                 |
| 7:3                                                                                                       | -            | Reserved                                                                                                                                                                                                                                                                                                                 |
| 2                                                                                                         | I3C_STC_MODE | Enable the STC controller<br><br>0: Disable I3C STC.<br>1: Enable I3C STC.<br>Toggling this bit restarts the ODR frequency and phase correction operation as if the chip is out of reset.<br><br>The STC functionality can be enabled only if ACCEL_LP_CLK_SEL is set to 1; otherwise device may not behave as expected. |
| 1:0                                                                                                       | -            | Reserved                                                                                                                                                                                                                                                                                                                 |

### 21.52 INT\_PULSE\_MIN\_ON\_INTF0

| Name: INT_PULSE_MIN_ON_INTF0<br>Address: 105 (69h)<br>Serial IF: R/W<br>Reset value: 0x01<br>Clock Domain: MCLK |                      |                                                                                                                                                                                                                     |
|-----------------------------------------------------------------------------------------------------------------|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                             | NAME                 | FUNCTION                                                                                                                                                                                                            |
| 7:3                                                                                                             | -                    | Reserved                                                                                                                                                                                                            |
| 2:0                                                                                                             | INT0_TPULSE_DURATION | INT0 interrupt pulse minimum “on” duration for host interface, when in pulse mode.<br><br>0: 100μs (use only if ODR < 4kHz)<br>1: 8μs (required if ODR ≥ 4kHz, optional for ODR < 4kHz)<br>Other Settings: Reserved |

### 21.53 INT\_PULSE\_MIN\_ON\_INTF1

| Name: INT_PULSE_MIN_ON_INTF1<br>Address: 106 (6Ah)<br>Serial IF: R/W<br>Reset value: 0x01<br>Clock Domain: MCLK |                      |                                                                                                                                                                                                                     |
|-----------------------------------------------------------------------------------------------------------------|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                             | NAME                 | FUNCTION                                                                                                                                                                                                            |
| 7:3                                                                                                             | -                    | Reserved                                                                                                                                                                                                            |
| 2:0                                                                                                             | INT1_TPULSE_DURATION | INT1 interrupt pulse minimum “on” duration for host interface, when in pulse mode.<br><br>0: 100μs (use only if ODR < 4kHz)<br>1: 8μs (required if ODR ≥ 4kHz, optional for ODR < 4kHz)<br>Other Settings: Reserved |

#### 21.54 INT\_PULSE\_MIN\_OFF\_INTF0

| Name: INT_PULSE_MIN_OFF_INTF0<br>Address: 107 (6Bh)<br>Serial IF: R/W<br>Reset value: 0x01<br>Clock Domain: MCLK |                        |                                                                                                                                                                          |
|------------------------------------------------------------------------------------------------------------------|------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                              | NAME                   | FUNCTION                                                                                                                                                                 |
| 7:3                                                                                                              | -                      | Reserved                                                                                                                                                                 |
| 2:0                                                                                                              | INT0_TDEASSERT_DISABLE | INT0 interrupt pulse minimum “off” duration for host interface, indicates minimum interrupt de-assertion duration.<br><br>0: 100μs<br>1: 8μs<br>Other Settings: Reserved |

#### 21.55 INT\_PULSE\_MIN\_OFF\_INTF1

| Name: INT_PULSE_MIN_OFF_INTF1<br>Address: 108 (6Ch)<br>Serial IF: R/W<br>Reset value: 0x01<br>Clock Domain: MCLK |                        |                                                                                                                                                                          |
|------------------------------------------------------------------------------------------------------------------|------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                              | NAME                   | FUNCTION                                                                                                                                                                 |
| 7:3                                                                                                              | -                      | Reserved                                                                                                                                                                 |
| 2:0                                                                                                              | INT1_TDEASSERT_DISABLE | INT1 interrupt pulse minimum “off” duration for host interface, indicates minimum interrupt de-assertion duration.<br><br>0: 100μs<br>1: 8μs<br>Other Settings: Reserved |

## 21.56 ISR\_0\_7

| Name: ISR_0_7<br>Address: 110 (6Eh)<br>Serial IF: R/C<br>Reset value: 0x00<br>Clock Domain: MCLK |                               |                                                                                                                                                                                     |
|--------------------------------------------------------------------------------------------------|-------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                              | NAME                          | FUNCTION                                                                                                                                                                            |
| 7:6                                                                                              | -                             | Reserved                                                                                                                                                                            |
| 5                                                                                                | INT_STATUS_ON_DEMAND_PIN_0    | For IRQ0 interface, if this interrupt status bit is enabled, this bit is to flag the occurrence of on demand event.<br><br>0: Interrupt did not occur.<br>1: Interrupt occurred.    |
| 4                                                                                                | -                             | Reserved                                                                                                                                                                            |
| 3                                                                                                | INT_STATUS_EXT_ODR_DRDY_PIN_0 | For IRQ0 interface, if this interrupt status bit is enabled, this bit is to flag the occurrence of EXT ODR DRDY event.<br><br>0: Interrupt did not occur.<br>1: Interrupt occurred. |
| 2:1                                                                                              | -                             | Reserved                                                                                                                                                                            |
| 0                                                                                                | INT_STATUS_ACCEL_DRDY_PIN_0   | For IRQ0 interface, if this interrupt status bit is enabled, this bit is to flag the occurrence of Accel DRDY event.<br><br>0: Interrupt did not occur.<br>1: Interrupt occurred.   |

## 21.57 ISR\_8\_15

| Name: ISR_8_15<br>Address: 111 (6Fh)<br>Serial IF: R/C<br>Reset value: 0x00<br>Clock Domain: MCLK |                               |                                                                                                                                                                                     |
|---------------------------------------------------------------------------------------------------|-------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                               | NAME                          | FUNCTION                                                                                                                                                                            |
| 7:6                                                                                               | -                             | Reserved                                                                                                                                                                            |
| 5                                                                                                 | INT_STATUS_ON_DEMAND_PIN_1    | For IRQ1 interface, if this interrupt status bit is enabled, this bit is to flag the occurrence of on demand event.<br><br>0: Interrupt did not occur.<br>1: Interrupt occurred.    |
| 4                                                                                                 | -                             | Reserved                                                                                                                                                                            |
| 3                                                                                                 | INT_STATUS_EXT_ODR_DRDY_PIN_1 | For IRQ1 interface, if this interrupt status bit is enabled, this bit is to flag the occurrence of EXT ODR DRDY event.<br><br>0: Interrupt did not occur.<br>1: Interrupt occurred. |
| 2:1                                                                                               | -                             | Reserved                                                                                                                                                                            |
| 0                                                                                                 | INT_STATUS_ACCEL_DRDY_PIN_1   | For IRQ1 interface, if this interrupt status bit is enabled, this bit is to flag the occurrence of Accel DRDY event.<br><br>0: Interrupt did not occur.                             |

|  |  |                        |
|--|--|------------------------|
|  |  | 1: Interrupt occurred. |
|--|--|------------------------|

### 21.58 ISR\_16\_23

| Name: ISR_16_23<br>Address: 112 (70h)<br>Serial IF: R/C<br>Reset value: 0x00<br>Clock Domain: MCLK |                               |                                                                                                                                                                                     |
|----------------------------------------------------------------------------------------------------|-------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                | NAME                          | FUNCTION                                                                                                                                                                            |
| 7:6                                                                                                | -                             | Reserved                                                                                                                                                                            |
| 5                                                                                                  | INT_STATUS_ON_DEMAND_PIN_2    | For IRQ2 interface, if this interrupt status bit is enabled, this bit is to flag the occurrence of on demand event.<br><br>0: Interrupt did not occur.<br>1: Interrupt occurred.    |
| 4                                                                                                  | -                             | Reserved                                                                                                                                                                            |
| 3                                                                                                  | INT_STATUS_EXT_ODR_DRDY_PIN_2 | For IRQ2 interface, if this interrupt status bit is enabled, this bit is to flag the occurrence of EXT ODR DRDY event.<br><br>0: Interrupt did not occur.<br>1: Interrupt occurred. |
| 2:1                                                                                                | -                             | Reserved                                                                                                                                                                            |
| 0                                                                                                  | INT_STATUS_ACCEL_DRDY_PIN_2   | For IRQ2 interface, if this interrupt status bit is enabled, this bit is to flag the occurrence of Accel DRDY event.<br><br>0: Interrupt did not occur.<br>1: Interrupt occurred.   |

### 21.59 STATUS\_MASK\_PIN\_0\_7

| Name: STATUS_MASK_PIN_0_7<br>Address: 113 (71h)<br>Serial IF: R/W<br>Reset value: 0x3F<br>Clock Domain: MCLK |                            |                                                                                                                                                                                                                    |
|--------------------------------------------------------------------------------------------------------------|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                          | NAME                       | FUNCTION                                                                                                                                                                                                           |
| 7:6                                                                                                          | -                          | Reserved                                                                                                                                                                                                           |
| 5                                                                                                            | INT_ON_DEMAND_PIN_0_DIS    | For IRQ0, on-demand DRDY event, this is to enable the interrupt pin assertion when the INT_STATUS_ON_DEMAND_PIN_0 status bit is 1.<br><br>0: Enable the Interrupt pin assertion.<br>1: No Interrupt pin assertion. |
| 4                                                                                                            | -                          | Reserved                                                                                                                                                                                                           |
| 3                                                                                                            | INT_EXT_ODR_DRDY_PIN_0_DIS | For IRQ0, ODR DRDY event, this is to enable the interrupt pin assertion when the INT_STATUS_EXT_ODR_DRDY_PIN_0 status bit is 1.<br><br>0: Enable the Interrupt pin assertion.<br>1: No Interrupt pin assertion.    |
| 2:1                                                                                                          | -                          | Reserved                                                                                                                                                                                                           |

|   |                          |                                                                                                                                                                                                                         |
|---|--------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0 | INT_ACCEL_DRDY_PIN_0_DIS | <p>For IRQ0, accel DRDY event, this is to enable the interrupt pin assertion when the INT_STATUS_ACCEL_DRDY_PIN_0 status bit is 1.</p> <p>0: Enable the Interrupt pin assertion.<br/>1: No Interrupt pin assertion.</p> |
|---|--------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

## 21.60 STATUS\_MASK\_PIN\_8\_15

| Name: STATUS_MASK_PIN_8_15<br>Address: 114 (72h)<br>Serial IF: R/W<br>Reset value: 0x3F<br>Clock Domain: MCLK |                            |                                                                                                                                                                                                                            |
|---------------------------------------------------------------------------------------------------------------|----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                           | NAME                       | FUNCTION                                                                                                                                                                                                                   |
| 7:6                                                                                                           | -                          | Reserved                                                                                                                                                                                                                   |
| 5                                                                                                             | INT_ON_DEMAND_PIN_1_DIS    | <p>For IRQ1, on-demand DRDY event, this is to enable the interrupt pin assertion when the INT_STATUS_ON_DEMAND_PIN_1 status bit is 1.</p> <p>0: Enable the Interrupt pin assertion.<br/>1: No Interrupt pin assertion.</p> |
| 4                                                                                                             | -                          | Reserved                                                                                                                                                                                                                   |
| 3                                                                                                             | INT_EXT_ODR_DRDY_PIN_1_DIS | <p>For IRQ1, ODR DRDY event, this is to enable the interrupt pin assertion when the INT_STATUS_EXT_ODR_DRDY_PIN_1 status bit is 1.</p> <p>0: Enable the Interrupt pin assertion.<br/>1: No Interrupt pin assertion.</p>    |
| 2:1                                                                                                           | -                          | Reserved                                                                                                                                                                                                                   |
| 0                                                                                                             | INT_ACCEL_DRDY_PIN_1_DIS   | <p>For IRQ1, accel DRDY event, this is to enable the interrupt pin assertion when the INT_STATUS_ACCEL_DRDY_PIN_1 status bit is 1.</p> <p>0: Enable the Interrupt pin assertion.<br/>1: No Interrupt pin assertion.</p>    |

### 21.61 STATUS\_MASK\_PIN\_16\_23

| Name: STATUS_MASK_PIN_16_23<br>Address: 115 (73h)<br>Serial IF: R/W<br>Reset value: 0x3F<br>Clock Domain: MCLK |                            |                                                                                                                                                                                                                 |
|----------------------------------------------------------------------------------------------------------------|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                            | NAME                       | FUNCTION                                                                                                                                                                                                        |
| 7:6                                                                                                            | -                          | Reserved                                                                                                                                                                                                        |
| 5                                                                                                              | INT_ON_DEMAND_PIN_2_DIS    | Enables the eDMP to be run once when IRQ2 is triggered by setting the EDMP_ON_DEMAND_EN bit.                                                                                                                    |
| 4                                                                                                              | -                          | Reserved                                                                                                                                                                                                        |
| 3                                                                                                              | INT_EXT_ODR_DRDY_PIN_2_DIS | For IRQ2, ODR DRDY event, this is to enable the interrupt pin assertion when the INT_STATUS_EXT_ODR_DRDY_PIN_2 status bit is 1.<br><br>0: Enable the Interrupt pin assertion.<br>1: No Interrupt pin assertion. |
| 2:1                                                                                                            | -                          | Reserved                                                                                                                                                                                                        |
| 0                                                                                                              | INT_ACCEL_DRDY_PIN_2_DIS   | For IRQ2, accel DRDY event, this is to enable the interrupt pin assertion when the INT_STATUS_ACCEL_DRDY_PIN_2 status bit is 1.<br><br>0: Enable the Interrupt pin assertion.<br>1: No Interrupt pin assertion. |

### 21.62 INT\_I2CM\_SOURCE

| Name: INT_I2CM_SOURCE<br>Address: 116 (74h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                                |                                                                                                                          |
|----------------------------------------------------------------------------------------------------------|--------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                      | NAME                           | FUNCTION                                                                                                                 |
| 7:2                                                                                                      | -                              | Reserved                                                                                                                 |
| 1                                                                                                        | INT_STATUS_I2CM_SMC_EXT_ODR_EN | 0: Does not automatically trigger eDMP operation on target ODR<br>1: Automatically triggers eDMP operation on target ODR |
| 0                                                                                                        | -                              | Reserved                                                                                                                 |

### 21.63 ACCEL\_WOM\_X\_THR

| Name: ACCEL_WOM_X_THR<br>Address: 126 (7Eh)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |          |                                                                                                                                                                                                    |
|----------------------------------------------------------------------------------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                      | NAME     | FUNCTION                                                                                                                                                                                           |
| 7:0                                                                                                      | WOM_X_TH | Set X-axis Wake on Motion threshold<br><br>Wake on Motion thresholds are expressed in fixed “mg” independently of the selected full-scale (format <U,8,0>, range [0g : 1g], resolution 1g/256≈4mg) |

### 21.64 ACCEL\_WOM\_Y\_THR

| Name: ACCEL_WOM_Y_THR<br>Address: 127 (7Fh)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |          |                                                                                                                                                                                                     |
|----------------------------------------------------------------------------------------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                      | NAME     | FUNCTION                                                                                                                                                                                            |
| 7:0                                                                                                      | WOM_Y_TH | Set Y-axis Wake on Motion threshold<br><br>Wake on Motion thresholds are expressed in fixed “mg” independently of the selected full-scale (format <U,8,0>, range [0g : 1g], resolution 1g/256=~4mg) |

### 21.65 ACCEL\_WOM\_Z\_THR

| Name: ACCEL_WOM_Z_THR<br>Address: 128 (80h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |          |                                                                                                                                                                                                     |
|----------------------------------------------------------------------------------------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                      | NAME     | FUNCTION                                                                                                                                                                                            |
| 7:0                                                                                                      | WOM_Z_TH | Set Z-axis Wake on Motion threshold<br><br>Wake on Motion thresholds are expressed in fixed “mg” independently of the selected full-scale (format <U,8,0>, range [0g : 1g], resolution 1g/256=~4mg) |

## 21.66 SELFTEST

| Name: SELFTEST<br>Address: 144 (90h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |          |                                                                                                                                    |
|---------------------------------------------------------------------------------------------------|----------|------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                               | NAME     | FUNCTION                                                                                                                           |
| 7:6                                                                                               | -        | Reserved                                                                                                                           |
| 5                                                                                                 | EN_GZ_ST | 0: Z-axis gyroscope self-test is not enabled<br>1: Z-axis gyroscope self-test is enabled<br><br>Can be changed on-the-fly.         |
| 4                                                                                                 | EN_GY_ST | 0: Y-axis gyroscope self-test is not enabled<br>1: Y-axis gyroscope self-test is enabled<br><br>Can be changed on-the-fly.         |
| 3                                                                                                 | EN_GX_ST | 0: X-axis gyroscope self-test is not enabled<br>1: X-axis gyroscope self-test is enabled<br><br>Can be changed on-the-fly.         |
| 2                                                                                                 | EN_AZ_ST | 0: Z-axis accelerometer self-test is not enabled<br>1: Z-axis accelerometer self-test is enabled<br><br>Can be changed on-the-fly. |
| 1                                                                                                 | EN_AY_ST | 0: Y-axis accelerometer self-test is not enabled<br>1: Y-axis accelerometer self-test is enabled<br><br>Can be changed on-the-fly. |
| 0                                                                                                 | EN_AX_ST | 0: X-axis accelerometer self-test is not enabled<br>1: X-axis accelerometer self-test is enabled<br><br>Can be changed on-the-fly. |

## 21.67 IPREG\_MISC

| Name: IPREG_MISC<br>Address: 151 (97h)<br>Serial IF: R<br>Reset value: 0x02<br>Clock Domain: MCLK |           |                                                          |
|---------------------------------------------------------------------------------------------------|-----------|----------------------------------------------------------|
| BIT                                                                                               | NAME      | FUNCTION                                                 |
| 7:2                                                                                               | -         | Reserved                                                 |
| 1                                                                                                 | EDMP_IDLE | 0: Indicates eDMP is busy.<br>1: Indicates eDMP is idle. |
| 0                                                                                                 | -         | Reserved                                                 |

## 21.68 SW\_PLL1\_TRIM

| Name: SW_PLL1_TRIM<br>Address: 162 (A2h)<br>Serial IF: R<br>Reset value: Defined on a pre-device basis<br>Clock Domain: MCLK |              |                                                                                                                                                                                                                                                                                                                                                            |
|------------------------------------------------------------------------------------------------------------------------------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                                          | NAME         | FUNCTION                                                                                                                                                                                                                                                                                                                                                   |
| 7:0                                                                                                                          | SW_PLL1_TRIM | Stores variation of PLL frequency test measurement vs. target value, used for SW applications. Value to trim = $(\text{PLL\_measurement} - 6144000\text{Hz}) / 6144000\text{Hz} * 2540$ . 6144000Hz is the target PLL freq. 2540 is the resolution coefficient: max register range / max oscillator frequency error = $(2^7 - 1) / 5\%$ , with a sign bit. |

## 21.69 FIFO\_SRAM\_SLEEP

| Name: FIFO_SRAM_SLEEP<br>Address: 167 (A7h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------------------------------------------------------------------------------------------|-------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                      | NAME                    | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 7:2                                                                                                      | -                       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 1:0                                                                                                      | FIFO_GSLEEP_SHARED_SRAM | Set selected SRAM bank global sleep mode<br><br><b>Bit 0:</b> <ol style="list-style-type: none"> <li>When set to 1: SRAM bank-0 will remain enabled</li> <li>When 0: permits SRAM bank-0 to go to sleep mode             <ol style="list-style-type: none"> <li>SRAM bank goes to sleep, if not allocated as FIFO memory space</li> <li>If allocated as FIFO memory space, remains active unless FIFO is empty and sensors are off</li> </ol> </li> </ol> <b>Bit 1:</b> <ol style="list-style-type: none"> <li>When set to 1: SRAM bank-1 will remain enabled</li> <li>When 0: Permits SRAM bank-1 to go to sleep mode             <ol style="list-style-type: none"> <li>SRAM bank goes to sleep, if not allocated as FIFO memory space</li> <li>If allocated as FIFO memory space, remains active unless FIFO is empty and sensors are off</li> </ol> </li> </ol> |

## 22 USER BANK IPREG\_SYS1 REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within user bank IPREG\_SYS1. The registers described in this section are indirect access registers. Section 13 describes the procedure for accessing indirect access registers.

### 22.1 IPREG\_SYS1\_REG\_42

| Name: IPREG_SYS1_REG_42<br>Address: 42 (2Ah)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                     |                                                                                                |
|-----------------------------------------------------------------------------------------------------------|---------------------|------------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                | FUNCTION                                                                                       |
| 7:0                                                                                                       | GYRO_X_OFFUSER[7:0] | Low bits for X-gyro offset programmed by user. Range is $\pm 62.5$ dps, resolution is 7.5mdps. |

### 22.2 IPREG\_SYS1\_REG\_43

| Name: IPREG_SYS1_REG_43<br>Address: 43 (2Bh)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                      |                                                                                                  |
|-----------------------------------------------------------------------------------------------------------|----------------------|--------------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                 | FUNCTION                                                                                         |
| 7:6                                                                                                       | -                    | Reserved                                                                                         |
| 5:0                                                                                                       | GYRO_X_OFFUSER[13:8] | Upper bits for X-gyro offset programmed by user. Range is $\pm 62.5$ dps, resolution is 7.5mdps. |

### 22.3 IPREG\_SYS1\_REG\_56

| Name: IPREG_SYS1_REG_56<br>Address: 56 (38h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                     |                                                                                                |
|-----------------------------------------------------------------------------------------------------------|---------------------|------------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                | FUNCTION                                                                                       |
| 7:0                                                                                                       | GYRO_Y_OFFUSER[7:0] | Low bits for Y-gyro offset programmed by user. Range is $\pm 62.5$ dps, resolution is 7.5mdps. |

### 22.4 IPREG\_SYS1\_REG\_57

| Name: IPREG_SYS1_REG_57<br>Address: 57 (39h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                      |                                                                                                  |
|-----------------------------------------------------------------------------------------------------------|----------------------|--------------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                 | FUNCTION                                                                                         |
| 7:6                                                                                                       | -                    | Reserved                                                                                         |
| 5:0                                                                                                       | GYRO_Y_OFFUSER[13:8] | Upper bits for Y-gyro offset programmed by user. Range is $\pm 62.5$ dps, resolution is 7.5mdps. |

## 22.5 IPREG\_SYS1\_REG\_70

| Name: IPREG_SYS1_REG_70<br>Address: 70 (46h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                     |                                                                                                |
|-----------------------------------------------------------------------------------------------------------|---------------------|------------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                | FUNCTION                                                                                       |
| 7:0                                                                                                       | GYRO_Z_OFFUSER[7:0] | Low bits for Z-gyro offset programmed by user. Range is $\pm 62.5$ dps, resolution is 7.5mdps. |

## 22.6 IPREG\_SYS1\_REG\_71

| Name: IPREG_SYS1_REG_71<br>Address: 71 (47h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                      |                                                                                                  |
|-----------------------------------------------------------------------------------------------------------|----------------------|--------------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                 | FUNCTION                                                                                         |
| 7:6                                                                                                       | -                    | Reserved                                                                                         |
| 5:0                                                                                                       | GYRO_Z_OFFUSER[13:8] | Upper bits for Z-gyro offset programmed by user. Range is $\pm 62.5$ dps, resolution is 7.5mdps. |

## 22.7 IPREG\_SYS1\_REG\_166

| Name: IPREG_SYS1_REG_166<br>Address: 166 (A6h)<br>Serial IF: R/W<br>Reset value: 0x1B<br>Clock Domain: MCLK |               |                                                                                                                                                                   |
|-------------------------------------------------------------------------------------------------------------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME          | FUNCTION                                                                                                                                                          |
| 7                                                                                                           | -             | Reserved                                                                                                                                                          |
| 6:5                                                                                                         | GYRO_SRC_CTRL | Gyro SRC CTRL:<br>0: Interpolator and FIR filter off<br>1: Interpolator off and FIR filter on<br>2: Interpolator on and FIR filter on<br>3: Reserved (debug mode) |
| 4:0                                                                                                         | -             | Reserved                                                                                                                                                          |

## 22.8 IPREG\_SYS1\_REG\_168

| Name: IPREG_SYS1_REG_168<br>Address: 168 (A8h)<br>Serial IF: R/W<br>Reset value: 0x06<br>Clock Domain: MCLK |                 |                                                                                      |
|-------------------------------------------------------------------------------------------------------------|-----------------|--------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME            | FUNCTION                                                                             |
| 7:2                                                                                                         | -               | Reserved                                                                             |
| 1                                                                                                           | GYRO_OIS_M6_BYP | 0: OIS path gyro notch filter not bypassed<br>1: OIS path gyro notch filter bypassed |
| 0                                                                                                           | -               | Reserved                                                                             |

## 22.9 IPREG\_SYS1\_REG\_170

Name: IPREG\_SYS1\_REG\_170

Address: 170 (AAh)

Serial IF: R/W

Reset value: 0x0A

Clock Domain: MCLK

| BIT | NAME               | FUNCTION                                                                                                                                                                                                                              |
|-----|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:5 | GYRO_OIS_HPFBW_SEL | Select Bandwidth for Gyro OIS signal path HPF<br>000: Bypass<br>001: Reserved<br>010: 0.25Hz<br>011: 0.062Hz<br>100: 0.016Hz<br>Others: Reserved                                                                                      |
| 4:1 | GYRO_LP_AVG_SEL    | Gyro Low Power Mode Averaging Filter Selection<br>0000: 1x<br>0001: 2x<br>0010: 4x<br>0011: 5x<br>0100: 7x<br>0101: 8x<br>0110: 10x<br>0111: 11x<br>1000: 16x<br>1001: 18x<br>1010: 20x<br>1011: 32x<br>1100: 64x<br>Others: Reserved |
| 0   | -                  | Reserved                                                                                                                                                                                                                              |

## 22.10 IPREG\_SYS1\_REG\_171

| Name: IPREG_SYS1_REG_171<br>Address: 171 (ABh)<br>Serial IF: R/W<br>Reset value: 0x09<br>Clock Domain: MCLK |                     |                                                                                                                                                                                                  |
|-------------------------------------------------------------------------------------------------------------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME                | FUNCTION                                                                                                                                                                                         |
| 7:3                                                                                                         | -                   | Reserved                                                                                                                                                                                         |
| 2:0                                                                                                         | GYRO_OIS_LPF1BW_SEL | Selects cut-off bandwidth for 1 <sup>st</sup> order LPF in Gyro AUX1 signal path<br>000: Bypass<br>001: 1100Hz<br>010: 900Hz<br>011: 600Hz<br>100: 285Hz<br>101: 139Hz<br>110: 65Hz<br>111: 65Hz |

## 22.11 IPREG\_SYS1\_REG\_172

| Name: IPREG_SYS1_REG_172<br>Address: 172 (ACh)<br>Serial IF: R/W<br>Reset value: 0x80<br>Clock Domain: MCLK |                   |                                                                                                                                                                        |
|-------------------------------------------------------------------------------------------------------------|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME              | FUNCTION                                                                                                                                                               |
| 7                                                                                                           | GYRO_OIS_HPF1_BYP | 0: HPF not bypassed for Gyro AUX1 signal path<br>1: HPF bypassed for Gyro AUX1 signal path                                                                             |
| 6:5                                                                                                         | -                 | Reserved                                                                                                                                                               |
| 4                                                                                                           | GYRO_LPF_BYP      | 0: LPF in Gyro UI signal path not bypassed for all axes.<br>1: LPF in Gyro UI signal path bypassed for all axes.                                                       |
| 3                                                                                                           | -                 | Reserved                                                                                                                                                               |
| 2:0                                                                                                         | GYRO_UI_LPFBW_SEL | Selects cut-off bandwidth for Gyro UI path LPF<br>000: Bypass<br>001: ODR/4<br>010: ODR/8<br>011: ODR/16<br>100: ODR/32<br>101: ODR/64<br>110: ODR/128<br>111: ODR/128 |

Note: When the FIR AAF is enabled, the signal path BW is decided by the FIR AAF and UI LPF combination. Please refer to AN-000365 ICM-456xx User Guide for details.

## 23 USER BANK IPREG\_SYS2 REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within user bank IPREG\_SYS2. The registers described in this section are indirect access registers. Section 13 describes the procedure for accessing indirect access registers.

### 23.1 IPREG\_SYS2\_REG\_24

| Name: IPREG_SYS2_REG_24<br>Address: 24 (18h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                      |                                                                                            |
|-----------------------------------------------------------------------------------------------------------|----------------------|--------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                 | FUNCTION                                                                                   |
| 7:0                                                                                                       | ACCEL_X_OFFUSER[7:0] | Low bits for X-accel offset programmed by user. Range is $\pm 1g$ , resolution is 0.125mg. |

### 23.2 IPREG\_SYS2\_REG\_25

| Name: IPREG_SYS2_REG_25<br>Address: 25 (19h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                       |                                                                                              |
|-----------------------------------------------------------------------------------------------------------|-----------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                  | FUNCTION                                                                                     |
| 7:6                                                                                                       | -                     | Reserved                                                                                     |
| 5:0                                                                                                       | ACCEL_X_OFFUSER[13:8] | Upper bits for X-accel offset programmed by user. Range is $\pm 1g$ , resolution is 0.125mg. |

### 23.3 IPREG\_SYS2\_REG\_32

| Name: IPREG_SYS2_REG_32<br>Address: 32 (20h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                      |                                                                                            |
|-----------------------------------------------------------------------------------------------------------|----------------------|--------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                 | FUNCTION                                                                                   |
| 7:0                                                                                                       | ACCEL_Y_OFFUSER[7:0] | Low bits for Y-accel offset programmed by user. Range is $\pm 1g$ , resolution is 0.125mg. |

### 23.4 IPREG\_SYS2\_REG\_33

| Name: IPREG_SYS2_REG_33<br>Address: 33 (21h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                       |                                                                                              |
|-----------------------------------------------------------------------------------------------------------|-----------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                  | FUNCTION                                                                                     |
| 7:6                                                                                                       | -                     | Reserved                                                                                     |
| 5:0                                                                                                       | ACCEL_Y_OFFUSER[13:8] | Upper bits for Y-accel offset programmed by user. Range is $\pm 1g$ , resolution is 0.125mg. |

### 23.5 IPREG\_SYS2\_REG\_40

| Name: IPREG_SYS2_REG_40<br>Address: 40 (28h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                      |                                                                                            |
|-----------------------------------------------------------------------------------------------------------|----------------------|--------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                 | FUNCTION                                                                                   |
| 7:0                                                                                                       | ACCEL_Z_OFFUSER[7:0] | Low bits for Z-accel offset programmed by user. Range is $\pm 1g$ , resolution is 0.125mg. |

### 23.6 IPREG\_SYS2\_REG\_41

| Name: IPREG_SYS2_REG_41<br>Address: 41 (29h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                       |                                                                                              |
|-----------------------------------------------------------------------------------------------------------|-----------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                       | NAME                  | FUNCTION                                                                                     |
| 7:6                                                                                                       | -                     | Reserved                                                                                     |
| 5:0                                                                                                       | ACCEL_Z_OFFUSER[13:8] | Upper bits for Z-accel offset programmed by user. Range is $\pm 1g$ , resolution is 0.125mg. |

### 23.7 IPREG\_SYS2\_REG\_123

| Name: IPREG_SYS2_REG_123<br>Address: 123 (7Bh)<br>Serial IF: R/W<br>Reset value: 0x34<br>Clock Domain: MCLK |                |                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME           | FUNCTION                                                                                                                                                           |
| 7:2                                                                                                         | -              | Reserved                                                                                                                                                           |
| 1:0                                                                                                         | ACCEL_SRC_CTRL | Accel SRC CTRL:<br>0: Interpolator and FIR filter off<br>1: Interpolator off and FIR filter on<br>2: Interpolator on and FIR filter on<br>3: Reserved (debug mode) |

### 23.8 IPREG\_SYS2\_REG\_128

| Name: IPREG_SYS2_REG_128<br>Address: 128 (80h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |             |                                                                                                                                                                                                                                                                                                |
|-------------------------------------------------------------------------------------------------------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME        | FUNCTION                                                                                                                                                                                                                                                                                       |
| 7:6                                                                                                         | -           | Reserved                                                                                                                                                                                                                                                                                       |
| 5:3                                                                                                         | TMP_DEC_CFG | Temperature sensor decimation factor – controls the processing ODR of the temperature sensor<br>000: Bypass<br>001: 2<br>010: 4<br>011: 8<br>100: 16<br>101: 32<br>110: 64<br>111: 128                                                                                                         |
| 2:0                                                                                                         | TMP_LPF_CFG | Set Temp Sensor Low Pass Filter BW (LNM)<br>000: Bypass filter<br>001: 25% of output data rate<br>010: 17% of output data rate<br>011: 10% of output data rate<br>100: 4.5% of output data rate<br>101: 2.1% of output data rate<br>110: 1% of output data rate<br>111: 1% of output data rate |

### 23.9 IPREG\_SYS2\_REG\_129

| Name: IPREG_SYS2_REG_129<br>Address: 129 (81h)<br>Serial IF: R/W<br>Reset value: 0x02<br>Clock Domain: MCLK |                     |                                                                                                                                                                                                                                        |
|-------------------------------------------------------------------------------------------------------------|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME                | FUNCTION                                                                                                                                                                                                                               |
| 7                                                                                                           | -                   | Reserved                                                                                                                                                                                                                               |
| 6:4                                                                                                         | ACCEL_OIS_HPFBW_SEL | Select Bandwidth for Accel OIS signal path HPF<br>000: Bypass<br>001: Reserved<br>010: 0.25Hz<br>011: 0.062Hz<br>100: 0.016Hz<br>Others: Reserved                                                                                      |
| 3:0                                                                                                         | ACCEL_LP_AVG_SEL    | Accel Low Power Mode Averaging Filter Selection<br>0000: 1x<br>0001: 2x<br>0010: 4x<br>0011: 5x<br>0100: 7x<br>0101: 8x<br>0110: 10x<br>0111: 11x<br>1000: 16x<br>1001: 18x<br>1010: 20x<br>1011: 32x<br>1100: 64x<br>Others: Reserved |

### 23.10 IPREG\_SYS2\_REG\_130

| Name: IPREG_SYS2_REG_130<br>Address: 130 (82h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                      |                                                                                                                                                                                                   |
|-------------------------------------------------------------------------------------------------------------|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME                 | FUNCTION                                                                                                                                                                                          |
| 7:6                                                                                                         | -                    | Reserved                                                                                                                                                                                          |
| 2:0                                                                                                         | ACCEL_OIS_LPF1BW_SEL | Selects cut-off bandwidth for 1 <sup>st</sup> order LPF in Accel AUX1 signal path<br>000: Bypass<br>001: 1100Hz<br>010: 900Hz<br>011: 600Hz<br>100: 285Hz<br>101: 139Hz<br>110: 65Hz<br>111: 65Hz |

### 23.11 IPREG\_SYS2\_REG\_131

| Name: IPREG_SYS2_REG_131<br>Address: 131 (83h)<br>Serial IF: R/W<br>Reset value: 0x00<br>Clock Domain: MCLK |                    |                                                                                                                                                                         |
|-------------------------------------------------------------------------------------------------------------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME               | FUNCTION                                                                                                                                                                |
| 7:6                                                                                                         | -                  | Reserved                                                                                                                                                                |
| 5                                                                                                           | ACCEL_LPF_BYP      | 0: LPF in Accel UI signal path not bypassed for all axes.<br>1: LPF in Accel UI signal path bypassed for all axes.                                                      |
| 4:3                                                                                                         | -                  | Reserved                                                                                                                                                                |
| 2:0                                                                                                         | ACCEL_UI_LPFBW_SEL | Selects cut-off bandwidth for Accel UI path LPF<br>000: Bypass<br>001: ODR/4<br>010: ODR/8<br>011: ODR/16<br>100: ODR/32<br>101: ODR/64<br>110: ODR/128<br>111: ODR/128 |

Note: When the FIR AAF is enabled, the signal path BW is decided by the FIR AAF and UI LPF combination. Please refer to AN-000365 ICM-456xx User Guide for details.

### 23.12 IPREG\_SYS2\_REG\_132

| Name: IPREG_SYS2_REG_132<br>Address: 132 (84h)<br>Serial IF: R/W<br>Reset value: 0x03<br>Clock Domain: MCLK |                    |                                                                                              |
|-------------------------------------------------------------------------------------------------------------|--------------------|----------------------------------------------------------------------------------------------|
| BIT                                                                                                         | NAME               | FUNCTION                                                                                     |
| 7:3                                                                                                         | -                  | Reserved                                                                                     |
| 2                                                                                                           | ACCEL_OIS_M6_BYP   | 0: OIS path accel notch filter not bypassed<br>1: OIS path accel notch filter bypassed       |
| 1                                                                                                           | -                  | Reserved                                                                                     |
| 0                                                                                                           | ACCEL_OIS_HPF1_BYP | 0: HPF not bypassed for Accel AUX1 signal path<br>1: HPF bypassed for Accel AUX1 signal path |

## **24 REFERENCE**

Please refer to the following application notes for additional information.

- IMU PCB Design and MEMS Assembly Guidelines (AN-000393)
- Understanding IMU Sensor Offset (AN-000257)
- TDK InvenSense IMU Calibration Application Note (AN-000265)
- ICM-456xx User Guide (AN-000365)

## **25 REVISION HISTORY**

| Revision Date | Revision | Description                                           |
|---------------|----------|-------------------------------------------------------|
| 01/10/2025    | 1.0      | Initial Release                                       |
| 05/07/2026    | 1.1      | Updated register reset values (Sections 16.43, 16.49) |

This information furnished by InvenSense or its affiliates ("TDK InvenSense") is believed to be accurate and reliable. However, no responsibility is assumed by TDK InvenSense for its use, or for any infringements of patents or other rights of third parties that may result from its use. Specifications are subject to change without notice. TDK InvenSense reserves the right to make changes to this product, including its circuits and software, in order to improve its design and/or performance, without prior notice. TDK InvenSense makes no warranties, neither expressed nor implied, regarding the information and specifications contained in this document. TDK InvenSense assumes no responsibility for any claims or damages arising from information contained in this document, or from the use of products and services detailed therein. This includes, but is not limited to, claims or damages based on the infringement of patents, copyrights, mask work and/or other intellectual property rights.

Certain intellectual property owned by InvenSense and described in this document is patent protected. No license is granted by implication or otherwise under any patent or patent rights of InvenSense. This publication supersedes and replaces all information previously supplied. Trademarks that are registered trademarks are the property of their respective companies. TDK InvenSense sensors should not be used or sold in the development, storage, production or utilization of any conventional or mass-destructive weapons or for any other weapons or life threatening applications, as well as in any other life critical applications such as medical equipment, transportation, aerospace and nuclear instruments, undersea equipment, power plant equipment, disaster prevention and crime prevention equipment.

©2026 InvenSense. All rights reserved. InvenSense, MotionTracking, MotionProcessing, MotionProcessor, MotionFusion, MotionApps, DMP, AAR, and the InvenSense logo are trademarks of InvenSense, Inc. The TDK logo is a trademark of TDK Corporation. Other company and product names may be trademarks of the respective companies with which they are associated.



©2026 InvenSense. All rights reserved.